

MAINTENANCE INSTALLATION . OPERATION .

INSTRUCTIONS

TYPE STU-12 TRANSFER TRIP RELAY

CAUTION: It is recommended that the user of this equipment become acquainted with the information in either these instructions or the systems instruction leaflet 40-205 before energizing this relay. Failure to observe this precaution may result in damage to the equipment. Before putting the relay into service, operate the relay to check the electrical connections.

Do not remove or insert printed circuit boards while the STU-12 relay is energized.

APPLICATION

The type STU-12 relay is a solid state directional comparison permissive overreaching transfer trip auxiliary relay for use with solid state or electromechanical distance relays, and a frequency shift type TCF carrier or TA-3 tone channel. This relay will prevent tripping for faults external to the protected line section to which it is applied and permit high speed simultaneous tripping for internal faults. The relay will respond to indications of fault direction and distance provided by the phase and ground distance relays, thereby controlling the transmission of a trip signal and the initiation of high speed tripping for internal faults. Either two or three terminal line applications may be used where all line terminals provide adequate fault current to operate the overreaching distance relays.

CONSTRUCTION

The STU-12 relay is mounted on a standard 19" wide panel $5\frac{1}{4}$ " high (3 rack units) with edge slots for mounting on a standard relay rack or panel. For the outline and drilling plan refer to Fig. 41.

A hinged and removable door on the front of the chassis covers the printed circuit boards. The photograph in Fig. 1 shows the front view of the relay with the door open. A sealing post at the top center in front may be used to lock and seal the relay when in service.

The rear panel consists of a hinged door which may be opened to expose various components mounted inside. Mounted on the hinged door are two AR type auxiliary relays and, when used, two AL telephone type relays. The AR relay is a small high-speed attracted armature type of unit. An insulated member, fastened to the free end of the armature, draws down four moving contact springs to close or open the contacts when the relay coil is energized. This relay is available for inspection by removing the locking screw and swinging the hinged door outward. In the AL relays, an electromagnet attracts a right-angle iron bracket which in turn operates a set of make or break contacts.

Four power supply resistors are mounted in the rear housing of the chassis. In addition, one 32 terminal connector, Jl, and two, (4) terminal, terminal blocks are mounted on the rear of the panel. The photo in Fig. 2 shows the rear view of the STU-12 relay with the top cover off and rear door open.

All of the circuitry suitable for mounting on printed circuit boards is contained in an enclosure behind the front door. The printed circuit boards slide into position in slotted guides at the top and bottom of the enclosure, and engage a terminal block at the rear of the compartment. board and terminal block are keyed so that they cannot be accidently inserted into the wrong slot location. A handle mounted on the front end of the board is used for identification, and for removing and inserting the circuit. In addition the handles also serve as a bumper with the front door to prevent the board from becoming disconnected from its terminal block. The boards may be removed for replacement purposes or for use in conjunction with a board extender (Style No. 849A534GO1) which permits access to the boards test points and terminals for making measurements while the relay is

Either 13 or 14 printed circuit boards are used in the STU-12 chassis. The location and title of the printed circuit boards are shown on the relay Printed Circuit Boards

Following is a description of all the printed circuit boards used in the STU-12 relay. Refer to the functional relay logic shown in Fig. 4, 5, 6, and 7. The internal schematics associated with the printed circuit boards contain a detailed NOR/NAND logic diagram to simplify understanding of the transistor logic.

For those users not generally acquainted with logic circuit notation or with device symbols of those components used in the STU-12 drawings, it is recommended that a copy of Westinghouse instruction leaflet I.L. 41-000.1 entitled SYMBOLS FOR SOLID STATE PROTECTIVE RELAYING be consulted.

Power Supply Board

The Power Supply board located in slot A contains two 20 volt transistor regulators: These voltage regulators will operate from a nominal battery supply of 48 or 125 volts dc by varying resistors RA, RB, RC and RD mounted in the rear of the chassis. The location of components on this board is shown in Fig. 8, and the internal schematic is Fig. 9.

Protective Relay (P.R.) Interface Boards

The Protective Relay ($P_{\bullet}R_{\bullet}$) Interface board located in slot B contains the buffered interface logic for the distance relays and the functional test switch. Other logic associated with the protective relays is included.

Location of components on this board is shown in Fig. 10. Two internal schematics are used: Fig. 11 - For use with electromechanical distance relays and Fig. 12 - For use with solid state distance relays. The difference in

the two schematics is the ouffered distance relay input; 48/125 V DC input for electromechanical systems, 20 V DC input for solid state systems.

Loss of Potential Boards

The Loss of Potential board located in slot C contains a 500/0 millisecond time delay and logic to cause an alarm and voltage output if a distance relay inadvertantly operates on a blown ac potential fuse or has a sustained output for greater than 500 milliseconds. An input AND prevents operation of the timer if both channel trip signals are obtained.

In relays for use with electromechanical systems, a relay driver is provided on this board to energize the Loss of Potential AL telephone relay mounted in the rear of the chassis.

Location of components on this board is shown in Fig. 13. Two internal schematics are used: Fig. 14 - For use with electromechanical systems and Fig. 15 for use with solid state systems.

Elec-Mech (E.M.) Interface Board

The Elec-Mech (E.M.) interface board located in slot D is used only in systems using electromechanical distance relays. Upon receipt of a distance relay signal, this circuit of two timers (0/25 and 20/0 millisecond) and associated logic will immediately simulate a protective relay signal for 20 milliseconds, thereby overriding any contact bounce in the electromechanical relays.

Location of components on this board is shown in Fig. 16, and the internal schematic in Fig. 17.

Channel Interface Boards

The Channel Interface boards located in slot F (Channel 1) and slot G (Channel 2 - when used) contain the buffered interface logic for connection with the channel equipment and provide the outputs to work into the Channel Trip and Supv. boards. In addition, the TA-3 Channel Interface board contains buffered outputs.

An interlock feature is also included in order to convert from a 2 to 3 terminal line relay and conversely. CHANNEL TWO INTERFACE board in slot G must be used in the relay for THREE TERMINAL LINE applications, but MUST BE REMOVED for TWO TERMINAL LINE systems.

A conversion kit may be ordered to change a 2 TERM LINE relay to 3 TERM LINE. This kit includes instructions, nameplate and a CHANNEL INTERFACE BOARD.

The location of components for both the TA-3 and TCF - CHANNEL INTERFACE boards is shown in Fig. 18. Internal schematics are shown in Fig. 19 for the TA-3 CHANNEL and Fig. 20 for the TCF CHANNEL.

The CHANNEL TRIP board located in slot H contains the connecting logic between Channel Trip Boards

the channel trip signals and the remainder of the relay logic. A buffered output for channel 1 and 2 trip is included on this board.

The TONE CHANNEL TRIP board also has additional logic comprised of two AND's and an OR for a guard return function. This logic is inherent to the TCF channel equipment, therefore it is not required in this relay.

Location of components on this board is shown in Fig. 21. Two internal schmatics are used: TONE CHANNEL TRIP BOARD - Fig. 22, TCF CHANNEL TRIP BOARD -

Channel Supervision Board - TCF Channel

The Channel Supervision board for a TCF channel is located in slot I and contains the connecting logic between the supervisory functions of the channel equipment and the remainder of the relay logic. Both LOW SIGNAL CLAMP outputs work into an OR, as do both CHECK TRIP outputs.

For electromechanical systems, a relay driver is used for energizing a loss

The location of components for this board is shown in Fig. 27., and the

Channel Supervision Board - Tone Channel

The Channel Supervision board for a TONE channel is located in slot I and contains the connecting logic between the supervisory functions of the channel equipment and the remainder of the relay logic. A 150/100 millisecond time delay and associated logic is used to monitor the LOW SIGNAL CLAMP outputs for loss of channel. For electromechanical systems, a relay driver is used for energizing a Loss of Channel AL telephone relay. The NOISE outputs work into OR logic on this board.

Location of components for this board is shown in Fig. 24. Two internal schematics are used: Fig. 25 for electromechanical systems and Fig. 26 for solid state systems. Transmitter Key Board

The Transmitter Key board located in slot J contains OR logic to combine all inputs required to key the transmitter, and interface circuitry to key the particular channel equipment. A relay driver circuit is connected to the output of the OR in order to operate an AR relay mounted in the rear of the

For the channel interface with the TCF transmitter is a positive going (0 to 20 volt) buffered output represented by transistors Q4 and Q5 is shown on the internal schematic, Fig. 30. When the relay is used with tone channels, the transmitter interface is a negative going output similar to the relay driver and is shown by transistor Q6 on internal schematic, Fig. 31.

Location of components for the XMTR KEY board is shown in Fig. 29.

The Checkback board located in slot K contains logic used to functionally test the channel in both directions. Two separate circuits are included on this board. One circuit comprised of a buffered input, AND circuit and a 2500/0 millisecond time delay is used for keying the transmitter for 2.5 seconds when the TEST switch is operated. The other circuit consisting of two AND circuits and a 2500/2500 millisecond time delay is operated from the CHANNEL TRIP board and is required as part of the channel checkback scheme.

The location of components for this board is shown in Fig. 32, and the internal schematic in Fig. 33.

The Timing board located in slot L contains logic, a buffered input, and Timing Board three time delays used in conjunction with the remainder of the relay.

After a pilot trip operation, the 0/30 millisecond timer maintains the transmitter keying for 30 milliseconds. The 180/0 millisecond timer delays keying of the transmitter for 180 milliseconds after opening of the local breaker. Input to this timer is a 48/125 V DC buffer circuit.

The 2500/0 millisecond timer and associated logic is used to permit transient blocking for 2.5 seconds if a trip output is obtained from the channel receiver. This circuit is also controlled by the 52b contact input.

The location of components on this board is shown in Fig. 34, and the internal schematic in Fig. 35.

The Arming board located in slot M contains the connecting logic between the Arming Board Channel, Protective Relay, Elec-Mech and Timing boards for the OUTPUT board. Logic on this board interfaces with and sets up arming of the trip AND, the transient blocking and unblocking timers and the 4/0 millisecond trip timer.

In addition, two time delays, 0/1000 and 0/100 milliseconds, are included on this board. The O/1000 MS timer holds transient blocking on for an additional 1000 MS to protect against fault power reversals due to unequal breaker reclosing times into a permanent external fault. After a pilot trip operation, the 0/100 MS timer picks up and immediately resets the 0/1000 MS timer to de-energize the transient blocking timer. The 100 MS dropout time is greater than the time it takes to reset the distance relays, remove the input to the 0/1000 MS timer, therefore transient blocking will remain off, after the pilot trip signal is removed.

The location of components for this board is shown in Fig. 36 and the internal schematic in Fig. 37.

Output Board

The Output board located in slot N contains the final logic of the relay. This board utilizes the intelligence supplied by the Arming board to set up either a pilot trip output for internal faults, transient blocking on external faults or transient unblocking for sequential faults.

Three timers are used on this poard: a 4/0 millisecond timer to delay the pilot trip output and two 18/0 millisecond timers for transient blocking and unblocking. NOTE: Relays may be supplied with the transient block time calibrated for 25 milliseconds instead of 18 MS to coordinate with the time delay of the channel equipment. The pilot trip output is comprised of and AND circuit whose output works into a logic inverting amplifier. There are two final pilot trip output; a buffered positive going (0 to 20 volt) output and a relay driver to activate an AR relay mounted in the rear of the chassis. Fig. 38 shows location of components on this board, and Fig. 39 shows the internal schematic and detailed logic. Test Board

The Test board located in slot 0 is used for facilitating test measurements and routine checks of the relay. This board consists of 10 test terminals mounted on a panel attached to a printed circuit board.

OPERATION

The type STU-12 transfer trip relay is used in a directional comparison permissive overreaching transfer trip relay system for power line protection. High speed tripping is obtained for two or three terminal line applications for faults anywhere on the protected line, providing all terminals contribute adequate fault current to operate the distance fault detectors. System Operation

In a directional comparison transfer trip system, a continuous guard signal is normally transmitted from each line terminal and received at all other terminals. The phase or ground protective relays key the channel transmitters to the trip frequency to remove blocking at the remote terminals during a fault. Tripping is accomplished when both the local protective relay operates,

Some features included in this system are a functional test channel checkback scheme, lockout of tripping after 500 milliseconds for abnormal protective relay operation, channel logic to force a guard return, and coordination for bus fault tripping, breaker failure and fault power flow reversal. The description of the preceding features will be further explained under the

Refer to system I.L. 40-205 on the permissive overreaching transfer trip

Refer to the logic diagrams shown in Fig. 4, 5, 6, and 7 to understand the operation of the STU-12 transfer trip relay.

In Fig. 4, 5, 6, and 7 the logic voltage "O" and "l" states shown refer to 1. Normal Condition the normal operating condition of the STU-12 relay.

For an internal fault, one or more of the protective distance relays will 2. Internal Fault operate and perform the following:

- a. Start the 500/0 MS loss of potential timer
- b. Produce a logic "1" at TEST TERMINAL 3 (protective relay)
- c. Key the transmitter to the trip frequency d. Pickup the O/1000 MS timer on the ARMING board and produce a logic "O" at terminal 5 of the OUTPUT board. This will start the transient
- e. Arm the trip AND on the OUTPUT board throught the one input OR on
- Satisfy one input of the trip AND on the ARMING board.

The channel transmitter will also be keyed at the remote terminal, thus causing the trip outputs of the local channel 1 and 2 receivers to become a logic "l". This will make TEST TERM 4 (CHANNEL TRIP) a logic "l" signal through logic on the CHANNEL INTERFACE and CHANNEL TRIP BDS. This "l" output will satisfy the trip AND on the ARMING BD. causing energization of the 4/0 MS timer on the OUTPUT BD. Four milliseconds later the trip AND on the OUTPUT BD. will be satisfied and produce a Pilot Trip Output before transient blocking becomes effective.

In addition, when a receiver trip output is received as an input to the STU-12 the 2500/0 MS timer on the TIMING BD. will be energized to start transient blocking. This will not affect the initial pilot trip, and once the local breaker opens, then the 52b contact will block the output of this

Once a pilot trip signal is obtained for an internal fault, the O/100 MS AND on the TIMING BD. timer on the ARMING BD. will rapidly reset the 1000 millisecond dropout time of the 0/1000 MS timer. Therefore, when reclosing into a permanent internal fault, the only time delay will be the 8/0 MS timer.

If no channel trip signal is received from the remote terminal when the 3. External Fault local distance relays operate, then the trip AND on the ARMING BD. will not be satisfied and the 18/0 MS transient blocking timer will time out. TEST TERMINAL 2 (Transient Blocking) will then become a negative logic "l" and block the trip AND of the OUTPUT BD. thereby preventing possible undesirable tripping during transients occuring at the clearing of an external fault.

If an external fault occurs behind the protected line such that the local distance relays do not operate, but either one or both of the channel receivers are keyed to the trip frequency at the remote terminal then transient blocking will also be set up. When either channel trip output assumes a logic "l" state, the 2500/0 MS timer on the TIMING BD. is energized and a logic "1" is obtained at TIMING BD. terminal 10 for 2.5 seconds. This output will activate the O/1000 MS timer on the ARMING BD. and set up

In addition, for external faults, transient blocking is established to insure against any misoperation due to fault power flow reversals caused by unequal circuit breaker clearing time on parallel lines. The 1000 millisecond reset time of the O/1000 MS timer on the ARMING BD. prevents misoperations when reclosing into an external fault where fault power flow reversals occur on parallel lines due to unequal breaker reclosing times. In addition, the 1000 millisecond reset time also prevents transient blocking from resetting when short holes appear in the input. 4. Sequential Fault

Occasionally an external fault will be followed by an internal fault before the former is cleared. In order to prevent a long delay in clearing a sequential fault, a transient unblocking 18/0 MS timer is included. Although transient blocking has been initiated by the external fault, the presence of an internal fault will produce a negative logic "1" signal from the trip AND on the ARMING BD. This "1" signal will energize the 4/0 MS timer and satisfy the AND to energize the 18/0 MS transient unblocking timer on the OUTPUT BD. In 18 milliseconds the transient unblocking timer will drop out the transient blocking timer thus satisfying the trip AND on the OUTPUT BD. and causing a pilot trip output. 5. Loss of Potential

Distance relays may tend to operate if the input from the potential device is momentarily interrupted. Since tripping of circuit breakers is undesirable for this loss of ac potential, or any other abnormal protective relay operation, the STU-12 relay will lockout tripping and provide alarm. This is accomplished by the 500/0 MS timer on the LOSS OF POTENTIAL BD. In 500 milliseconds after a distance relay operation, providing both receiver trip signals are not present, a logic "l" signal will be produced at TEST TERMINAL THEORY OF POTENTIAL SIGNAL WILL BLOOK THE PROTECTIVE RELAY INTERFACE BD. thereby simulating no distance relay signal. Output of the 500/0 MS timer will also provide a buffered "1" signal at the J1

For electromechanical systems, an AL telephone relay will drop out for

Channel Transmitter Control

The transmitter may be keyed to the trip frequency by any one of six inputs

- a. Distance relay operation
- b. 0/30 MS timer after pilot trip
- c. 180/0 MS timer from 52b contact
- d. Checkback circuit from test switch
- f. Output from EM Interface bd. for electromechanical systems only.

When the transmitter is keyed, TEST TERMINAL 5 (XMTR KEY) becomes a logic "1" signal, the keying AR picks up, and the interface with the transmitter becomes a logic "1" as described under the operation of the XMTR KEYING BD.

After a pilot trip operation the $0/30~\mathrm{MS}$ timer on the TIMING BD. will maintain keying of the trip frequency for 30 milliseconds in order to insure that the remote breaker has tripped before the transmitter returns to normal

After the local circuit breaker opens, the 52b contact will energize the 180/0 MS timer on the TIMING BD. and initiate trip frequency transmission after 180 milliseconds and until such time as the circuit breaker is reclosed. This 180 millisecond delay allows coordination for bus fault tripping of the local breaker, where tripping of the remote breaker would be incorrect and might cause undesired interruption to tapped transformer terminals. Transmission of the trip frequency is necessary to permit tripping of the remote terminal should the remote circuit breaker be closed into a fault, or should a fault develop in the protected line while the local circuit breaker is open.

7. Channel Logic

Refer to CHANNEL-INTERFACE, TRIP, and SUPERVISION BDS. in logic a. TCF frequency shift carrier channel drawings Fig. 4 and 5.

Two TCF CHANNEL INTERFACE boards are shown: Both boards must be used for three terminal line systems utilizing two receivers. However, for two terminal line applications, the interface board in board slot G must not be used in the relay. An interlock shown on the Channel 2 interface board connects the Channel 2 trip output as one output to the Channel trip AND on the CHANNEL TRIP BD.

For three terminal line applications, both receiver trips signals are required to produce a logic "l" signal at TEST TERMINAL 4. This output will satisfy one input of the ARMING BD. trip AND, block operation of the 500/0 MS loss of potential timer, and produce a buffered "1" output. Either receiver trip signal will produce a "1" signal at terminal 12 of the CHANNEL TRIP BD. to start transient blocking.

For two terminal line applications, the one receiver trip signal will produce a "1" output at TEST TERMINAL 4 (CHANNEL TRIP), and terminal 12 of the

Operation of either or both low signal clamp inputs ("1" to "0") will cause CHANNEL TRIP BD. a "l" signal at TEST TERMINAL 6 (LOSS OF CHANNEL) for use in the channel

checkback scheme. For electromechanical systems, an AL telephone relay will dropout for indication of loss of channel. In addition, operation of either Check Trip output will produce a "l" output at terminal 7 of the CHANNEL SUPERVISION BD. This signal is used for the channel checkback

b. Frequency shift tone channel Refer to CHANNEL INTERFACE, TRIP and SUPERVISION BDS. in logic drawings Fig. 6 and 7.

Two TONE CHANNEL INTERFACE boards are shown; Both boards must be used for three terminal line systems utilizing two receivers. However, for two terminal line applications, the interface board in board slot G must not be used in the relay. An interlock shown on the channel 2 interface board connects the channel 2 trip output as one input to the three input channel trip AND on the CHANNEL TRIP BD.

For three terminal line applications, both receiver trip signals and no low signal clamps are required to produce a logic "l" signal at TEST TERMINAL 4 (CHANNEL TRIP). This output will satisfy one input of the ARMING BD. trip AND, block operation of the 500/0 MS loss of potential timer, and produce a buffered output. Either receiver trip signal will produce a "l" signal at terminal 12 of the CHANNEL TRIP BD. to start transient blocking and to energize an AND circuit on the CHANNEL SUPERVISION BD.

For two terminal line applications, the one receiver trip signal will produce a "l" output at TEST TERMINAL 4, and terminal 12 of the CHANNEL TRIP BD.

When a Tone Channel is used with the STU-12 transfer trip relay, the Tone receivers must be internally strapped to clamp to no trip output when a low of channel. Therefore, tripping will not be allowed under loss

Either LOW signal clamp operation ("1" to "0") will pickup the 150/100 MS timer and produce a "1" signal at TEST TERMINAL 6 (LOSS OF CHANNEL) for use in channel checkback as well as blocking Channel Trip. For electromechanical systems, an AL telephone relay will dropout for indication of loss of channel. Both low signal clamp outputs on the CHANNEL INTERFACE BDS. are buffered and separately brought out to the Jl connector.

One AND circuit on the CHANNEL SUPERVISION BD. is used for channel checkback. When a receiver trip signal from either channel is received, a logic "l" will be produced at terminal 3 of the CHANNEL SUPERVISION BD. providing both low signal clamps have not operated.

When the noise output operates on either one or both channel receivers, a logic "l" output is produced from the noise OR on the CHANNEL SUPERVISION BD. to block the trip AND of the ARMING BD. Therefore, the STU-12 relay will not trip on receipt of channel noise. Both noise outputs on the CHANNEL INTERFACE BD. are buffered, connected together, and brought out to the Jl connector.

A guard return circuit is included on the CHANNEL TRIP BD. and is comprised of two AND's and an OR. The principle of guard return, is to insure that after a loss of channel condition is cleared up, the receiver trip signal will return in the "O" logic state, not "l". When a low signal clamp operation ("1" to "0") is received from the tone channel, then the 150/100 MS timer picks up and applies a "l" signal to one input of each of the two guard return AND's on the CHANNEL TRIP BD. Now, if either or both receiver trip signals are "1" or become a "1" within the 100 millisecond dropout time of the 150/100 MS timer, then a "1" output will be produced at the output of the guard return AND and the OR it works into. Terminal 5 of the CHANNEL TRIP BD. will become a "1" and hold the 150/100 MS timer picked up by applying a "1" input to the 3 input loss of channel OR on the CHANNEL SUPERVISION BD. By inspecting the logic it can be seen that both receiver trip signals (one for two terminal line applications) must return to guard, logic "O", to make the channel operative after a loss of channel condition.

8. Channel Checkback Test

Refer to logic drawings, Fig. 4 and 5. Information in this section a. TCF frequency shift carrier channel does not cover the complete test, but only that portion concerning the STU-12 relays.

At the local terminal, the carrier transmitter will be disconnected from the line thus causing a loss of channel condition at the remote terminal. This will cause the loss of channel OR on the CHANNEL SUPERVISION BD. (Remote Terminal) to assume a "1", and satisfy the two input AND (preceding the 2500/2500 MS timer) and in 2500 milliseconds pickup the 2500/2500 MS timer on the CHECKBACK BD. The "1" output of the 2500/2500 MS timer will satisfy one input of the AND following it. Next, the test switch will be operated at the local terminal and the following will happen: a protective relay signal will be simulated through the OR on the PROTECTIVE RELAY INTERFACE BD., the transmitter will be reconnected to the line to restore the channel, and the local transmitter will be keyed to the trip frequency for 2500 milliseconds through the 2500/0 MS timer and AND circuit on the CHECKBACK BD. At the remote terminal, the TCF receiver logic will not give a trip output since the channel was not restored to the guard frequency. However, there will be a "1" signal obtained from the CHECK TRIP output of the receiver. This check trip output will satisfy the other input to the AND on the CHECKBACK BD. causing the transmitter to be keyed to the trip frequency. Since the check trip signal also applies a "1" input to the negated input of the AND energizing the 2500/2500 MS timer, it will no longer be satisfied and the timer will dropout causing keying to stop in 2.5 seconds. However, within the 2.5 seconds of keying, the STU-12 relay at the local terminal will trip because of reception of both a received trip signal and a simulated protective relay signal.

b. Frequency shift tone channel Information in this section does not cover the complete test, but Refer to logic drawings, Fig. 6 and 7 only that portion concerning the STU-12 relay.

At the local terminal, the tone transmitter will be disconnected from the line thus causing a loss of channel condition at the remote terminal. This will cause the loss of channel OR on the CHANNEL SUPERVISION BD. (remote

terminal) to assume a "1" output to pickup the 150/100 MS timer. This satisfies the two input AND on the Check Back Bd. and in 2500 milliseconds the 2500/2500 MS timer will pick up. The "1" output of the 2500/2500 MS timer will satisfy one input of the AND following it. Next, the test switch will be operated at the local terminal and the following will happen: a protective relay signal will be simulated through the OR on the PROTECTIVE RELAY INTERFACE BD., the transmitter will be reconnected to the line to restore the channel, and the local transmitter will be keyed to trip frequency for 2500 milliseconds through the 2500 MS timer and AND circuit on the CHECKBACK BD. At the remote terminal, the tone receiver trip signal will be a "1" thus causing the three input AND on the CHANNEL SUPERVISION BD. to operate and produce a "1" at terminal 3 of this board. This "1" will satisfy the other input to the AND on the CHECKBACK BD. causing the transmitter to be keyed to the trip frequency. Since at the same time, the input to the 2500/2500 MS timer is lost, then the keying signal to local terminal will only last 2.5 seconds. However, within this time of keying, the STU-12 relay will trip because of the reception of both a received trip 9. Electromechanical Interface

When the STU-12 relay is used in an electromechanical system the ELEC-MECH (E.M.) INTERFACE BD. is used only for the purpose of preventing additional tripping delay because of contact bounce. When a distance relay operates, the O/25 MS time delay on the E.M. INTERFACE BD. will immediately pickup to satisfy the AND thereby simulating a protective relay operation. The 25 millisecond dropout time of the 0/25 MS timer will hold the "1" input to the AND in the event that bouncing contacts interrupt the timer input signal. The 20/0 timer will time out and remove the simulated protective relay

CHARACTERISTICS

Control Voltage:

48 V DC (42 to 56 volts) 125 V DC (105 to 140 volts)

Current Drain:

SOLID STATE SYSTEMS

Normal - 130 MA Pilot Trip - 240 MA Maximum - 280 MA

ELEC-MECH SYSTEMS

Normal - 170 MA Pilot Trip - 280 MA Maximum - 320 MA

Temperature Range:

-20 C to +55 C around chassis

Inputs:

52b Contact -

48/125 Control Voltage Buffered 48V - 1.5 MA MAX CURRENT 125V - 2.5 MA MAX CURRENT

Distance Relays 1, 2, 3

SOLID STATE SYSTEMS

15 to 20 V DC Buffered

2 MA MAX CURRENT

ELEC MECH SYSTEMS

48/125 Control Voltage Buffered

48 V - 1.5 MA MAX CURRENT 125 V - 2.5 MA MAX CURRENT

15 to 20 V DC, buffered and require All Other Inputs are:

2 MA MAX CURRENT

Outputs:

Transmitter Key:

15 to 20 V DC Buffered TCF Frequency Shift 10 MA MAX CURRENT Carrier Channel

"O" State - Open Circuit

"1" State - Short Circuit to Battery Neg. Frequency Shift Tone

140 V DC MAX Voltage 40 MA MAX CURRENT

All Other Outputs are 15 to 20 V DC Buffered and provide 10 MA MAX CURRENT.

Time:

4.0 to 4.5 Milliseconds (adjustable from 2.0 to 6.0 MS) Trip Time (4/0)

18 to 20 Milliseconds

Transient Block and (adjustable from 12 to 30 MS) Transient Unblock Time (18/0)

(Relays may be ordered with a transient

blocking time of 24 to 27 milliseconds)

130 to 180 Milliseconds Low Signal Lockout Time

400 to 600 Milliseconds Loss of Potential

Time (500/0)

relay height - 5.25" (3 rack units) Dimensions:

relay width - 19" relay depth - 14"

approximately 12 lbs. Weight:

SETTINGS

No setting is required on the STU-12 relay.

INSTALLATION

The STU-12 relay is generally supplied in a cabinet or on a relay rack as part of a complete system. The location must be free from dust, excessive humidity, vibration, corrosive fumes or heat. The maximum temperature around the chassis must not exceed 55 C.

The outline and drilling plan of the STU-12 relay is shown in Fig. 41.

ADJUSTMENTS AND MAINTENANCE

Acceptance Check

It is recommended that an acceptance check be applied to the STU-12 relay to verify that the circuits are functioning properly. The following procedure can be used for this purpose.

Connect the STU-12 relay to the test circuit of Fig. 40. Apply rated dc to Jl terminals 3 and 4 as shown, and use an auxiliary 20 volt regulator or the internal 20 volts of the STU-12 relay for the inputs to the switches. On STU-12 relays for use with electro-mechanical distance relays, rated positive dc must be applied to the PR 1, 2, and 3 switches. Note that the low signal switches for channels 1 and 2 are normally closed and all other switches are open.

Since the STU-12 relay varies in logic depending on the channel equipment, insure that it is checked per the proper channel. When reference is made to AL relays, this refers to STU-12 relays for use only with electromechanical systems utilizing elec-mech distance relays.

When reference is made to TEST TERMINAL, this means one of the 10 test terminals on the TEST BD. in board slot O. All voltages are to be measured with respect to negative, TEST TERMINAL 10. Voltage measurements may vary by +10%. Information in this acceptance test applies to a relay with a transient blocking time of 18 MS. For relays with a transient blocking time of 25 MS., limits are 24 to 27 milliseconds. Normal Condition

```
TEST TERMINAL 1: 0 Volts
               2: 20 Volts
11
        ff
               3: 0 Volts
"
        11
               4: 0 Volts
11
        11
               5: 0 Volts
        11
              6: 0 Volts
11
        11
              7: 0 Volts
11
        11
              8: 20 Volts
              9: 20 Volts
```

Keying AR - Not picked up Trip AR - Not picked up

Loss of Channel AL - Picked up (Elec-Mech System) Loss of Potential AL - Picked up (Elec-Mech System)

- (For 3 Term Line relays, disregard this section and continue on section Channel Logic - 2 Term Line Relays Only C)
 - TCF Carrier Channel
 - Channel Trip 2500/0 MS timer (TIMING BD.), 0/1000 MS timer Test Term 2: Voltage drop from 20 to 0 volts in 18 to 20 milliseconds, then rise from 0 to 20 volts in 3100 to 4100 milliseconds

Test Term 4: Voltage rise from 0 to 20 volts Open Trip-l switch

b. Loss of Channel Open LOW SIGNAL-1 switch Test Term 6: Voltage rise from 0 to 20 volts Loss of Channel AL will drop out Close LOW SIGNAL-1 switch

2. Tone Channel

a. Channel Trip - 2500/0 MS timer (TIMING BD.), 0/1000 MS timer (ARMING BD.), transient blocking timer Test Term 2: Voltage drop from 20 to 0 volts in 18 to 20 milliseconds, then rise from 0 to 20 volts in 3100 to

4100 milliseconds Test Term 4: Voltage rise from 0 to 20 volts Open Trip-l switch

b. Loss of Channel - 150/100 MS timer (CHANNEL SUPERVISION BD.)

Test Term 6: Voltage rise from 0 to 20 volts in 130 to 180 milliseconds

Loss of Channel AL will drop out

Test Term 6: Voltage drop from 20 to 0 volts in 75 to 125 milliseconds

c. Guard Return

Open LOW SIGNAL-1 switch, then close Trip-1 switch Test Term 4: Voltage must remain at zero Close LOW SIGNAL-1 switch Test Term 6: Voltage must remain at 20 volts Test Term 6: Voltage must drop from 20 to 0 volts

C. Channel Logic - 3 Term Line Relays Only

(For 2 Term Line relays, the preceding section was used and this part

TCF Carrier Channel

Channel 1 - Trip 2500/0 MS timer (TIMING BD.), 0/1000 MS timer (ARMING BD.), transient blocking timer Close Trip-l switch

Test Term 2: Voltage drop from 20 to 0 volts in 18 to 20 milliseconds then rise from 0 to 20 volts in 3100 to 4100 milliseconds

Test Term 4: Voltage remains at zero Open Trip-l switch

b. Channel 2 - Trip 2500/0 MS timer (TIMING BD.), 0/1000 MS timer (ARMING BD.), transient blocking timer Close Trip-2 switch

Test Term 2: Voltage drop from 20 to 0 volts in 18 to 20 millithen rise from 0 to 20 volts in 3100 to 4100 milliseconds

Test Term 4: Voltage remains at zero Open Trip-2 switch

Channel 1 and 2 Loss of Channel Open LOW SIGNAL-1 switch Test Term 6: Voltage rise from 0 to 20 volts Loss of Channel AL must drop out Close LOW SIGNAL-1 switch, then open LOW SIGNAL-2 switch Test Term 6: Voltage rise from 0 to 20 volts Loss of Channel AL must drop out Close LOW SIGNAL-2 switch

d. Channel 1 and 2 switches Test Term 4: Voltage rise from 0 to 20 volts Open Trip-1 and Trip-2 switches

2. Tone Channel

Channel 1 - Trip 2500/0 MS timer (TIMING BD.), 0/1000 MS timer (ARMING BD.), transient blocking timer Close Trip-1 switch

Test Term 2: Voltage drop from 20 to 0 volts in 18 to 20 milliseconds then rise from 0 to 20 volts in 3100 to 4100 milliseconds

Test Term 4: Voltage remains at zero Open Trip-l switch

Channel 2 - TRIP 2500/0 MS timer (TIMING BD.), 0/1000 MS timer (ARMING BD.) transient blocking timer Close trip-2 switch

Test Term 2: Voltage drop from 20 to 0 volts in 18 to 20 milli-

seconds then rise from 0 to 20 volts in 3100 to 4100 milliseconds

Test Term 4: Voltage remains at zero Open Trip-2 switch

c. Guard Return - Channel 1 - Trip and Low Signal - 150/100 MS timer

Test Term 6: Voltage rise from 0 to 20 volts in 130 to 180 milliseconds

Loss of Channel AL must drop out

Close Trip-l switch, then close LOW SIGNAL-l switch

Test Term 6: Voltage must remain at 20 volts

Test Term 6: Voltage must drop from 20 to 0 volts in 75 to 125 milliseconds

d. Guard Return - Channel 2 - Trip and Low Signal - 150/100 MS timer

Test Term 6: Voltage rise from 0 to 20 volts in 130 to 180 milliseconds

Loss of Channel AL must drop out

Close Trip-l switch, then close LOW SIGNAL-l switch

Test Term 6: Voltage must remain at 20 volts

Test Term 6: Voltage must drop from 20 to 0 volts in 75 to 125 milliseconds

e. Channel 1 and 2 - Trip and Low Signal

Close Trip-l and Trip-2 switches

Test Term 4: Voltage rise from 0 to 20 volts

Open LOW SIGNAL-1 switch

Test Term 4: Voltage drop from 20 to 0 volts

Open Trip-l and Trip-2 switches, then close LOW SIGNAL-l switch

- D. Distance Relay Operation
 - Distance relay operation-loss of potential 500/0 MS timer

Test Term 7: Voltage rise from 0 to 20 volts in 400 to 600 milliseconds

Test Term 3 & 5: Voltage rise from 0 to 20 volts immediately and Loss of Potential AL must drop out then drop from 20 to 0 volts in 400 to 600 milli-

XMTR key AR picks up immediately then drops out in 400 to 600

milliseconds The same as the preceding must happen by closing either the PR-2 or PR-3 switch

b. Distance relay operation - no loss of potential Close Trip-l and Trip-2 switches (Trip-2 switch not required for 2 Term Line relays)

Close either PR-1, PR-2, PR-3 switches Test Term 7: Voltage must remain at zero, the loss of potential Open Trip-1, Trip-2, and PR switches

Test Switch Operation - 2500/0 MS timer (CHECKBACK BD.) O/1000 MS timer (ARMING BD.) 18/0 Transient blocking timer (OUTPUT BD.) Close test switch

Test Term 3: Voltage must rise from 0 to 20 volts

Test Term 2: Voltage must drop from 20 to 0 volts in 18 to 20 milli-

Test Term 5: Voltage must rise from 0 to 20 volts immediately, then drop from 20 to 0 volts in 2000 to 3000 milliseconds

Also, XMTR KEY AR must pickup for 2 to 3 seconds

Test Term 2: Voltage must rise from 0 to 20 volts in 900 to 1300

52b Contact Operation - 180/0 MS timer (TIMING BD.) \mathbf{F} . Test Term 5: Voltage must rise from 0 to 20 volts in 180 to 230 Open 52b switch

- Channel Checkback Operation
 - TCF Carrier Channel 2500/2500 MS timer (CHECKBACK BD.), check trip inputs

Open LOW SIGNAL-1 switch

TP4 on CHECKBACK BD. voltage must drop from 8 to 0 volts in 2000 Close CK Trip-1 switch

Test Term 5: Voltage must rise from 0 to 20 volts immediately then drop from 20 to 0 volts in 2000 to 3000 milliseconds XMTR KEY AR must pickup for 2 to 3 seconds

Close LOW SIGNAL-1 switch, then open CK Trip-1 switch

For relay used for 3 Term Line, also do the following:

Open LOW SIGNAL-2 switch and wait for 3 seconds, then close CK Trip-2

Test Term 5: Voltage must rise from 0 to 20 volts immediately then drop from 20 to 0 volts in 2 to 3 seconds.

Close LOW SIGNAL-2 switch, then open CK Trip-2 switch 2. Tone Channel

2500/2500 MS timer (CHECKBACK BD.)

Open LOW SIGNAL-1 switch

TP4 on CHECKBACK BD.: Voltage must drop from 8 to 0 volts in 2000 to

Close Trip-1 switch, then close LOW SIGNAL-1 switch

Test Term 5: Voltage must rise from 0 to 20 volts immediately then drop from 20 to 0 volts in 2000 to 3000 milliseconds

XMTR KEY AR must pick up for 2 to 3 seconds For relays used for 3 Term Line, also do the following: Open both LOW SIGNAL-1 and LOW SIGNAL-2 switches then close Trip-2 switch. Wait for 3 seconds then close both Test Term 5: Voltage must rise from 0 to 20 volts immediately after LOW SIGNAL-1 and 2 switches closing both the LOW SIGNAL switches then drop from 20 to 0 volts in 2 to 3 seconds Open Trip-2 switch

H. Pilot Trip - 4/0 MS Timer (OUTPUT BD.)

Close 52b switch in order to prevent the 2500/0 MS timer from Close Trip-l switch, and also, for 3 Term Line relays, close Trip-2

Test Term 1: Voltage must rise from 0 to 20 volts in 4.0 to 4.5 milliseconds

Trip AR must pickup

Open Trip-1 and Trip-2 switches

Test Term 1: Voltage must remain at 20 volts

Open Test switch and Trip AR must drop out

Open 52b switch

I. Pilot Trip After Transient Unblocking 18/0 MS Timer (OUTPUT BD.)

Then, close Trip-l switch, and also for 3 Term Line relays, close

Test Term 1: Voltage rise from 0 to 20 volts in 18 to 20 milliseconds

Open Test switch Test Term 1: Voltage drop from 20 to 0 volts

Open Trip-1 and Trip-2 switches

J. Continue Key after pilot trip - 0/30 MS Timer (TIMING BD.)

Close test switch, then wait until XMTR KEY AR drops out then close Trip-l switch and for 3 Term Line relays, also close Trip-2 switch As soon as the voltage on Test Term 1 rises from 0 to 20 volts then the 0/30 MS timer will pickup in less than 1 millisecond and the voltage at Test Term 5 will rise from 0 to 20 volts Test Term 5: Voltage must drop from 20 to 0 volts in 24 to 30 milli-

seconds Open Trip-1 and Trip-2 switches

Fast Reset of 0/1000 MS timer after pilot trip .0/100 MS timer (ARMING BD.)

For checking this 0/100 MS timer, it will be necessary to use a

Close Test switch, then close Trip-l switch and also for 3 Term

Line relays close Trip-2 switch

Terminal 4 (ARMING BD.): Voltage must rise from 0 to 16 volts in less than 2 milliseconds after the voltage

at Test Term 1 rises from 0 to 20 volts In order to check the 100 millisecond reset time, it is necessary to connect a jumper from TP-8 to terminal 14 on the ARMING BD.

Terminal 4 (ARMING BD.): Voltage must drop from 16 to 0 volts in 70 to 170 milliseconds

Open Trip-1 and Trip-2 switches, and remove the jumper

L. Elec-Mech Interface 0/25 and 20/0 MS timers (ELEC-MECH (E.M.) INTERFACE BD.)

This section is to be used only for those STU-12 relays which are for use with electromechanical distance relays Close PR-1, PR-2, or PR-3 switches Terminal 4 (E.M. INT. BD.): Voltage must rise from 0 to 11 volts immediately then drop back to zero in 16 to 24 milliseconds Open PR-1, PR-2 and PR-3 switches Terminal 4 (E.M. INT. BD.): Voltage must remain at zero.

Noise Operation

This section is to be used only for those STU-12 relays which are for use with a frequency shift tone channel. Close NOISE-1 switch

Then close Test switch and Trip-l switch, and also for 3 Term Line relays close Trip-2 switch

Test Term 1: Voltage must remain at zero Open Noise-1 switch

Test Term 1: Voltage must rise from 0 to 20 volts

Open Test, Trip-1 and Trip-2 switches

For 3 Term Line relays, repeat above test using Noise-2 switch instead

Recommended Routine Maintenance

Periodic checks of the relaying system are desirable to indicate impending failure so that the equipment can be taken out of service for correction. Any accumulated dust should be removed at regular maintenance intervals.

All contacts should be periodically cleaned. A contact curnisher, Style No. 182A836H0l, is recommended. The use of abrasive material is not recommended because of the danger of embedding small particles in the face of the soft

CALIBRATION

The proper adjustments to insure correct operation of the relay have been made at the factory and should not be disturbed after receipt by the customer. However, if the adjustments or if the components or printed circuit boards

which affect calibration have been changed, then the STU-12 relay should be rechecked per the acceptance check information.

All time delays are fixed except for the three timers on the OUTPUT BD.: 18/0 MS transient blocking timer, 18/0 MS transient unblocking timer, and the 4/0 MS trip timer. These adjustable timers can be recalibrated as follows using an auxiliary timer or oscilloscope.

Transient Block 18/0 MS Timer - OUTPUT BD.

For relays having a transient blocking timer of 25/0 MS limits are 24 to 27 milliseconds)

Start timer on Test switch (positive pulse) End timer on Test Term 2 (negative pulse)

Close Test switch and the voltage on Test Term 2 must drop from 20 to 0 volts in 18 to 20 milliseconds (24 to 27 MS)

This time can be adjusted by turning potentiometer R14 on the OUTPUT clockwise for more time or counter clockwise for less time. (After recalibrating this timer also recheck the calibration of the 4/0 MS timer)

Pilot Trip 4/0 MS Timer - OUTPUT BD.

Start timer on Test switch (positive pulse) End timer on Test Term 1 (positive pulse)

For this calibration, close 52b switch

Close Trip-l switch, and also Trip-2 switch for 3 Term Line relays

Then close Test switch and the voltage on Test Term 1 must rise from 0 to 20 volts in 4.0 to 4.5 milliseconds

This time can be adjusted by turning potentiometer R20 on the OUTPUT BD. clockwise for more time or counter-clockwise for less time.

(After recalibrating this timer, also recheck calibration of the 18/0 MS transient block timer)

Transient Unblocking 18/0 MS Timer - OUTPUT BD.

Start timer on Trip-l switch (positive pulse) End timer on Test Term 1 (positive pulse)

Close Test switch, and also close Trip-2 switch for 3 Term Line relays

Then close Trip-l switch and the voltage on Test Term l must rise from 0 to 20 volts in 18 to 20 milliseconds

This time can be adjusted by turning potentiometer Rl on the OUTPUT BD. clockwise for more time and counter-clockwise for less time.

Tripping Relay (AR)

The type AR tripping relay unit has been properly adjusted at the factory to insure correct operation and should not be disturbed after receipt by the customer. If, however, the adjustments are disturbed in error, or it becomes necessary to replace some part in the field, use the following adjustment procedure. This procedure should not be used until it is apparent that the AR unit is not in proper working order, and then only if suitable tools are available for checking the adjustments.

- a. Adjust the set screw at the top of the frame to obtain a 0.009 inch gap at the rear end of the armature air gap.
- b. Adjust each contact spring to obtain 4 grams pressure at the very end of the spring. This pressure is measured when the spring moves away from the edge of the slot in the insulated crosspiece.
- c. Adjust each stationary contact screw to obtain a contact gap of 0.020 inch. This will give 15-30 grams contact pressure.

Trouble Shooting

The components of the STU-12 relay are operated well within their ratings and normally will give long and trouble-free service. However, if a relay has given an indication of trouble in service or during routine checks, then using "0" and "1" logic notation, the faulty printed circuit board can be traced to using the diagrams in Fig. 4, 5, 6, or 7. In turn, the faulty, printed circuit can be found using the individual schematics of the printed circuit boards which show the detailed transistor NOR/NAND logic.

Each NOR/NAND logic block represents a transistor on the schematic. The output of each individual logic block is the collector of the transistor which represents that block. The collector of each transistor is either connected to a test point or printed circuit terminal. A box around the transistor indicates that it is conducting for the normal condition of the relay.

Following is an explanation of the voltage levels for the "0" and "1" logic notation as shown for the normal relay condition in Figs. 4, 5, 6, and 7. Circuit board internal schematics.

For positive logic - represented by logic blocks, with no arrows. "O" is equivalent to less than 0.5 volts with respect to negative, Test Term 10.

"1" is equivalent to 8 to 20 volts with respect to negative, Test Term 10.

For negative logic - represented by logic blocks with open arrow heads, "O" is equivalent to 8 to 20 volts with respect to negative, Test Term 10, except for the output of the relay driver, where a "O" is rated positive dc.

"l" is equivalent to less than 0.5 volts with respect to negative, Test

A board extender, Style No. 849A534GOl, is available for facilitating Term 10. circuit voltage measurements. After withdrawing anyone of the circuit boards, the extender is inserted into that slot. The board is then inserted into the terminal block on the front of the extender to restore all circuit connections.

The Test Terminals on the Test Bd. in the board position to the extreme right are helpful in checking the overall relay operation. Following are the voltages that will occur at these Test Terminals under various conditions:

All voltages referred to are taken with respect to negative, Test NOTE: Terminal 10.

Test Terminal 1: Pilot Trip

Normal Condition - () volts Internal Fault - 20 volts

For an internal fault, either a distance relay or test switch operation and both receiver trip signals (one receiver trip signal for 2 Term Line relays) are required.

Test Terminal 2: Transient Blocking & Unblocking

Normal Condition - 20 volts External Fault - O volts

The following will simulate an external fault: distance relay operation test switch operation either channel receiver trip operation

Test Terminal 3: Protective Relay

Normal Operation - () volts Distance Relay Operation - 20 volts Test Switch Operation - 20 volts

Test Terminal 4: Channel Trip

Operation of Channel 1 and 2 receiver trip outputs - (for 2 Term Line relays, Normal Condition - O volts only 1 channel required) - 20 volts

Test Terminal 5: XMTR Key

Normal Condition - 0 volts Distance Relay Operation - 20 volts 52b contact operation - 20 volts Internal Fault

(pilot trip signal) - 20 volts Test Switch operation - 20 volts for 2.5 seconds Channel Checkback scheme - 20 volts for 2.5 seconds

Test Terminal 6: Loss of Channel

Normal Condition - O volts Operation of either channel 1 or 2 Low signal clamp - 20 volts

Test Terminal 7: Loss of Potential

Normal Condition - 0 volts Distance relay operation - 20 volts after 500 MS time delay Distance relay and both receiver trip signal operation (one receiver trip signal for 2 Term Line relays) - 0 volts

Test Terminal 8 and 9: Pos. 20 V DC

Normal Condition - 0 volts

Test Terminal 10: Negative DC

RENEWAL PARTS

Repair work can be done most satisfactorily at the factory. However, interchangeable parts can be furnished to the customers who are equipped for doing the repair work. When ordering parts, always give the complete nameplate data, and the component Style No. given in the Electrical Parts List.

	ELECTRICAL PARTS LIST	
Power Supply Board - S# 2020	1:65G01	Style
	Reference	POATE
Circuit Symbol	CAPACITORS	
g0	6.8 MFD, 35 V, ±20%	184A661H10
Cl, C2	DIODES	
	1N645A	337A69 2H 3
D1, D2	RESISTORS	
None on PCB	Hone	
None on rob	TRANSISTORS	0
03 00	2N3589	837A617H01
Q1, Q2	ZENER DIODES	0 00(1176
Z1, Z3 Z2, Z ^l 4	1N3050A (180 V - 1W) 1N4747A (20 V - 1W)	1.87A.935H16 849A487H01 849A517H01
Heat Sink for QI & QZ		
Protective Relay - S# 202	0466GOl - Soliā State Systems 0475GOl - Elec-Mech Systems	
Interrace De	CAPACITORS	0. 0. 1. 0.7770)
a2 00	.047 MFD, 200 V DC	849A437H04
C1, C2	DIODES	
27 100	1N645A	837A69 2 H03
D1, D2	RESISTORS	6 - 1 = 0.2 TI) C
R1, R2, R3 A R1, R2, R3 # R4, R15, R16 R5, R17, R22 R6, R9, R13, R19, R20 R7, R10, R14, R21 R8, R11, R12, R18	4.7 K, $\frac{1}{2}$ W, $\frac{+27}{2}$ 9 47 K, $\frac{1}{2}$ W, $\frac{+27}{2}$ 9 4.7 K, $\frac{1}{2}$ W, $\frac{+27}{2}$ 9 82 K, $\frac{1}{2}$ H, $\frac{+27}{2}$ 9 10 K, $\frac{1}{2}$ H, $\frac{+27}{2}$ 9 27 K, $\frac{1}{2}$ W, $\frac{+27}{2}$ 9	629A531H48 629A531H72 629A531H48 629A531H78 629A531H56 629A531H52 629A531H66
Q1, Q2, Q3, Q ¹ , Q5	TRANSISTORS 2N3417 2N3645	848A851H02 849A441H01
	٥٢	

Protective Relay - S# 202C466G01 - Solid State Systems

Interface Board - S# 202C475G01 - Elec-Mech Systems

Circuit Symbol

Reference

Style

ZENER DIODES

71 70 70	CHICLE TITLE	
Z1, Z2, Z3 Z4, Z6 Z5, Z7 \$\Delta\$ - SOLID STATE SYSTEMS	ln3688A, 24 V, +10% ln3686B, 20 V, +5% ln957B, 6.8 V, +5%	862A288HO1 185A212HO6 186A7 9 7HO6

△ - SOLID STATE SYSTEMS # - ELEC-MECH SYSTEMS

Loss Of - S# 202C467G01 - Elec-Mech Systems
Potential Board - S# 202C529G01 - Solid State Systems

	State Systems	
Cl	CAPACITORS	
C2	22 MFD, 35 V .27 MFD, 200 V DC	184A661H16 188A669H05
Dl, D2	DIODES	·)
, DC	1N645A	837A692H03
D1 D1	RESISTORS	03/A092H03
R1, R4, R5, R16 R2, R6, R9, R10, R15, R18 R3, R11, R16	27 K, $\frac{1}{2}$ W, $\pm 2\%$ 10 K, $\frac{1}{2}$ W, $\pm 2\%$	629A531H66 629A531H56
R7 A R8 R12 R13 R17	6.8 K, $\frac{1}{2}W$, $+2\%$ 43 K, $\frac{1}{2}W$, $+\frac{1}{2}\%$ 470 ohm, $\frac{1}{2}\overline{W}$, $+2\%$ 82 K, $\frac{1}{2}W$, $+2\%$ 150 ohm, $3\overline{W}$, $+5\%$ 1 K, $\frac{1}{2}W$, $+2\%$	629A531H52 629A531H71 629A531H24 629A531H78 762A679H01 629A531H32
	TRANSISTORS	

TRANSISTORS

81. 02 02 oc	TIMIADIDIORS	
Q1, Q2, Q3, Q5 Q4 Q6	2N3417 2N3645 2N3589	848A851H02 849A441H01 837A617H01
	ZENED DIODES	

ZENER DIODES

Zl		
Z2	LN957B, 6.8 V 150	
Z3 △ - INDICATES TYPICAL VALUE	1N957B, 6.8 V, +5% 1N3688A, 24 V, +10% 1N3050B, 180 V.	186a797ho6 862a288ho1 187a936h17

Elec-Mech	Interface	Board	-	S∦	202C468G01
					Deference

Style Reference Circuit Symbol

CAPACITORS

187A508H18 1.5 MFD, 35 V, ±5% Cl, C2

DIODES

837A692H03 1N645A D1, D2, D3, D4, D5

RESISTORS

Rl	27 K, ½W, ±2% 10 K, ½W, ±2%	629A531H66 629A531H56
R2, R5, R9, R12, R14, R15 R3 \(\Delta\) R4 R6 R7 \(\Delta\) R8 R10, R11, R13 R16	30 K, $\frac{1}{2}$ W,	629A5 3 1H67 187A290H09 629A531H58 629A531H58 629A531H24 629A531H64 629A531H52
	TO A TO TOPO DC	

TRANSISTORS

848A851H02 2N3417 Q1, Q2, Q3, Q4, Q5

ZENER DIODES

186A797H06 1N957B Z1, Z2

Δ - INDICATES TYPICAL **V**ALUE

- Si 202C530G01 - TCF Int. Interface Board - S# 2020469G01 - TA3 Int. Channel

CAPACITORS

849A437H04 .047 MFD, 200 V DC 188A669H05 C1, C3, C5 .27 MFD, 200 V DC C4, C6

DIODES

837A692H03 1N645A D2, D3

	ELECTRICAL PARTS LIST	
Elec-Mech Interface Boa	ard - S# 2020468G01 - (continued	1)
Circuit Symbol	Reference	
	RESISTORS	Style
R1, R2, R9, R10 R17, R18	4.7 K, ½W, +2%	60045077710
R3, R7, R11, R15 R19, R23	82 K, ½W, ±2%	629A531H48
R4, R5, R12, R13, R20, R21, R26	10 K, ½W, ±2%	629A531H78
R6, R14, R22, R27 R16, R24	6.8 K. 14. +24	629A531H56
R25	150 ohm, 3W, +5% 27 K, ½W, +2%	629A531H52 762A679H01 629A531H66
61 02 or a	TRANSISTORS	
Q1, Q3, Q5, Q7 Q2, Q4, Q6	2N3417 2N3645	848A851H02 849A441H01
77 61	ZENER DIODES	J
Z1, Z4, Z7 Z2, Z5, Z8 Z6, Z9, Z10	1N3686B, 20 V, +5% 1N957B, 6.8 V, +5% 1N3688A, 24 V, +20%	185A212H06 186A797H06 862A288H01
Channel - S# 202C471G01 Trip Board - S# 202C472G01	l - TCF l - Tone	
93	CAPACITORS	
Cl	0.27 MFD, 200 V.	188A669H05
07	DIODES	100A009H05
DI	1N645A	837A692H03
Da	RESISTORS	-0/1103
R1, R2, R5, R8, R11 R14, R17, R18, R21, R22, R25, R26, R29, R32, R33, R34, R37, R43	27 K, ½W, <u>+</u> 2%	629A531H66
R19, R23, R27, R30, R35, R38, R39	10 K, ½W, ±2%	629A531H56
R4, R7, R10, R13, R16 R20, R24, R28, R31, R36 R40	6.8 к, ½w, <u>+</u> 2ф	629A531H52

	ELECTRICAL PARTS LIST	
Channel - S# 2020471G0 Trip Board - S# 2020472G0	1 - TCF - (Continued) 1 - Tone Reference	Style
Circuit Symbol R41. R42	RESISTORS - (continued) 82 K, ½, ±2,5 150 ohm, 3 M, ±5,5	629A531H70 762A679H01
Q1, (2, (3, Qh,	TRANSISTORS 2H3417	C1+84821H02
45, 46, 47, 48, 49, 410, 411	ZENER DIODES 1N3688A, 24 V, ±10%	862A288HOL
TCF Chennel Supervision Board - S#	202C532GOL RESISTORS	
Rl, R2, R9, R22,	27 Y, W, +2%	629A531H66 629A531H56
R23, R26 R3, Rb, R10, R13, R2b, R27 R5, R11, R25, R28	10 K,到,±25 6.8 K,到,±25 1 K,到,±25	629A531H52 629A531H32
31.2 G1, G4, G8, Q9 G2 G5	TRANSISTORS 2N3417 2N3645 2N3589	С46A851H02 849A441H01 837A617H01
5 21	ANGOSOB, 100 V.	187A936H17

	TALLE LITTE
Tone Channel - S# Supervision Board	2020474G01 - Elec-Mech Systems
Circuit Symbol	- S# 202C533G01 - Solid State Systems

Giralia Board - S	5# 2020533G01 - Solid State System	ns
Circuit Symbool	Reference	
	CAPACITORS	Style
Cl	12 MFD, 35 V, +10%	862A530H05
DI DO	DIODES	00LA)30H05
D1, D2, D3	1N645A	8274 60-
122 · · · ·	RESISTORS	837A692H03
R1, R2, R3, R6, R15 R20, R23, R24, R25, R28, R29, R32	27 K, ½W, ±2%	629A531H66
R ⁴ , R7, R12, R13 R16, R19, R21, R26, R30, R33	10 K, ½W, ±2%	629A531H56
R5, R8, R14, R17, R22, R27, R31, R34 R9 A R10 A	6.8 K, ½W, ±2%	629A531H52
R11 R18	10 K, $\frac{7}{2}$ W, $\frac{7}{2}$ % 15 K, $\frac{7}{2}$ W, $\frac{7}{2}$ % 1 K, $\frac{1}{2}$ W, $\frac{1}{2}$ %	629A531H64 629A531H56 629A531H60 629A531H32
01 00 00	TRANSISTORS	05/A/21435
Q1, Q2, Q3, Q5, Q7 Q8, Q9, Q10 Q4 Q6	2N3417	848A851H02
4 ,∪	2N3645 2N3589	849A441H01 837A617H01
Zl	ZENER DIODES	
Z2 - INDICATES TYPICAL VAI	1N957B, 6.8 V, <u>+</u> 5% 1N3050B, 180 V.	186A797H06 187A936H17
Transmitter - S# 2020534G0 Key Board - S# 2020535G0	77	
Q1	CAPACITORS	
C1, C2	0.27 MFD, 200 V DC	188A669H05

188А669Н05

Transmitter - S# 2020534G01	- TCF Ch (continued)
Key Board - S# 2020535G01	- Tone Ch.
Circuit Symbol	Reference

DIODES

1N645A D1, D2, D3, D4, D5, D6, D7

837A692H03

Style

RESISTORS

	27 K, ½W, ±2%	629A531H66
R1, R2, R3, R ¹ , R5, R6, R7, R13		629A531H56
R8, R9, R12, R14, R15, R20 R10, R11, R16 R17 R18 R19	10 K, $\frac{1}{2}$ W, $\pm 2\%$ 6.8 K, $\frac{1}{2}$ W, $\pm 2\%$ 82 K, $\frac{1}{2}$ W, $\pm 2\%$ 150 ohm, 3 W, $\pm 5\%$ 4.7 K, $\frac{1}{2}$ W, $\pm 2\%$	629A531H52 629A531H78 762A679H01 629A531H48
	TOMODO	

TRANSISTORS

	TIVATION	
Q1, Q4 Q2, Q5 Q3, Q6	2n3417 2n3645 2n3589	848A851H02 849A441H01 837A617H01
&J, 4º	7 PMER DTODES	

ZENER DIODES

Z1, Z3 Z2, Z4 21, Z3 22, Z4 21, Z4 21	862A288HOl 187A936Hl7
--	--------------------------

Checkback Board - S# 2020476G01

CAPACITORS

Cl, C2, C4	250 MFD, 35 V047 MFD, 200 V DC	849A007H0l 849A437H04
C 3	DIODES	

RESISTORS

		629A531H66
R1, R4, R7, R8, R15, R23, R27 R2, R5, R9, R12, R16, R21, R24, R28	27 K, ½W, ±2% 10 K, ½W, ±2%	629A531H56

Q 2	PARTS LIST	
Checkback Board - S# 20	2C476G01 - (continued)	
Circuit Symbol	Reference	C+**? -
P2 - T/	RESISTOR - (continued)	Style
R3, R6, R17, R22, R29 R10 △, R13 △, R25 △ R11, R14, R26 R18, R19 R20	6.8 K, $\frac{1}{2}$ W, $+2$ % 33 K, $\frac{1}{2}$ W, $+\frac{1}{2}$ % 470 ohm, $\frac{1}{2}$ W, $+2$ % 4.7 K, $\frac{1}{2}$ W, $+2$ % 82 K, $\frac{1}{2}$ W, $+\frac{1}{2}$ %	629A531H52 629A531H68 629A531H24 629A531H48 629A531H78
01 00 0-	TRANSISTORS	- •
Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8	2N3417	848A851H02
	ZENER DIODES	
Z1, Z2, Z4, Z5 Z3 Δ - INDICATES TYPICAL VAI	ln957B, 6.8 V, +5% ln3686B, 20 V, +5%	186A797H06 185A212H06
Timing Board - S# 202C477G		
C1 C2 C3 C4 C5	CAPACITORS .047 MFD, 200 V 12 MFD, 35 V, +10% 1.5 MFD, 35 V, +5% 150 MFD, 30 V, +10% 1.0 MFD, 35 V, +10%	849A437H04 862A530H05 187A508H18 849A007H01 837A241H15
D1, D2, D3, D4, D5	DIODES	
	1N645A RESISTORS	837A692H03
R1, R2 R3 R4, R7, R10, R13 R16, R19, R22, R25, R28, R33	4.7 K, ½W, +2% 82 K, ½W, +2% 10 K, ½W, +2%	629A531H48 629A531H78 629A531H56
R5, R8, R14, R17, R23, R26, R34 R6, R9, R15, R18,	6.8 K, ½W, ±2%	629A531H52
R24, R27, R31, R32, R35 R11 \(\Delta \)	27 K, ½W, ±2%	629A531H66
	30 K, ½W, ±2%	629A531H67

)
2
6
6
76
16 [01
н03
.2-3
н66

LH56
1H52
1H78 1H63 51H32 51H08 31H60 31H58
33333

Λ. •	ELECTRICAL PARTS LIST	
Arming Board - S# 20	02C478G01 - (continued)	
Circuit Symbol	Reference	
	TRANSISTORS	Style
Q1, Q2, Q3, Q5, Q6, Q7, Q9, Q10	2N3417	01.0.0
જ+, ⊌૦	2N3645	848A851H02
Δ - INDICATES TYPICA	L VALUE	849A 4 41H01
Output Board - S# 202	C479G01	
Cl	CAPACITORS	
C2, C4, C7 C3 C6 C8, C9 C10	1.5 MFD, 35 V, +10% 0.22 MFD, 100 W. 3.3 MFD, 35 V, +10% 0.047 MFD, 200 V 0.1 MFD, 200 V 0.27 MFD, 200 V	187A508H18 763A21 9H21 862A530H01 849A437H04 188A669H03 188A669H05
D1, D2, D3, D4, D5, D6, D7, D8	DIODES 1N645A	837A692H03
R1	POTENTIOMETERS	
R14 R20	50 K, 1 W, +20% 15 K, 1 W, +20% 1 K, 1 W, +20% RESISTORS	629A430H01 629A430H08 629A430H02
R2, R7, R9, R12, R18, R21, R23, R24, R25, R26, R30, R31, R34, R36, R37	10 K, ½ W, ±2%	629A531H56
R6 R8, R35 R10, R15 R11 R16, R28 R4, R17, R19, R22, R29 R5, R27, R32, R33, R38 R39 R40	150 K, $\frac{1}{2}W$, $\pm 5\%$ 47 ohm, $\frac{1}{2}W$, $\pm 5\%$ 27 K, $\frac{1}{2}W$, $\pm 2\%$ 470 ohm, $\frac{1}{2}W$, $\pm 2\%$ 470 K, $\frac{1}{2}W$, $\pm 2\%$ 4.7 K, $\frac{1}{2}W$, $\pm 2\%$ 22 K, $\frac{1}{2}W$, $\pm 2\%$ 6.8 K, $\frac{1}{2}W$, $\pm 2\%$ 82 K, $\frac{1}{2}W$, $\pm 2\%$ 150 ohm, $3W$, $\pm 5\%$ 15 K, $\frac{1}{2}W$, $\pm 2\%$	629A531H84 187A290H17 629A531H66 629A531H24 184A763H91 629A531H48 629A531H64 629A531H52 629A531H78 762A679H01 629A531H60

Output Board - S#	202C479G01	- (continued)
-------------------	------------	---------------

Style Reference Circuit Symbol

TRANSISTORS


		CL ON IN THOI
,	2N361+5	849A441H01
Q1, Q4, Q5, Q6, Q8, Q11 Q2, Q3, Q7, Q10 Q9	2N3417 2N3589	848A851H02 837A617H01
% 7		

ZENER DIODES

Z1, Z7	ln3688A, 24 V, ±10%	862A288HO1
Z2, Z3, Z4, Z5	ln957B, 6.8 V, ±5%	186A797HO6
Z6	ln3050B, 180 V.	187A936H17

Test Board - S# 5490D87G01

Test Board - S# 5490001901		187A332H0l
Tip Jacks (Red) 1, 2, 3, 4, 5, 6, 7, 8, 9 Tip Jacks (Black) 10		187A332H02
1 0	ggið.	



69-279

Fig. 1 Photograph (Front view with door open).




Fig. 2 Photograph (Rear view taken above relay with top cover off and door open)




Fig. 3 Relay component Location.





Fig. 5 STU-12 logic - for use with soli



e distance relays and a TCF carrier channel.





Fig. 7 STU-12 logic - for use with so



tate distance relays and a tone channel.




Fig. 8 Component Location Power Supply Bd.




Fig. 9 Internal Schematic Power Supply Bd.




Fig. 10 Component Location Protective Relay Interface Bd.




Fig. 11 Internal Schematic Protective Relay Interface Bd. for Elec. - Mech




Fig. 12 Internal Schematic Protective Relay Interface Bd. for Solid State System.




Fig. 13 Component Location Loss of Potential Bd.




Fig. 14 Internal Schematic Loff of Potential Bd. for Elec-Mech Systems.




Fig. 15 Internal Schematic Loss of Potential Bd. for Solid State Systems.




Fig. 16 Component Location Elec-Mech Interface Bd.




Fig. 17 Internal Schematic Elec-Mech Interface Bd.




Fig. 18 Component Location Channel Interface Bd.




Fig. 19 Internal Schematic Channel Interface Bd. for TA-3 Tone.




Fig. 20 Internal Schematic Channel Interface Bd. for TCF Carrier.




Fig. 21 Component Location Channel Trip Bd.




Fig. 22 Internal Schematic Channel Trip Bd. for Tones.




Fig. 23 Internal Schematic Channel Trip Bd. for TCF.




Fig. 24 Component Location Channel Supervision Bd. Tone Channel.




Fig. 25 Internal Schematic Channel Supv. Bd. for Tone Channel and Elec. Mech. System.




Fig. 26 Internal Schematic Channel Supv. Bd. for Tone Channel and Solid State System




Fig. 27 Component Location Channel Supervision Bd. TCF Channel.




Fig. 28 Internal Schematic Channel Supv. Bd. for TCF Channel.




Fig. 29 Component Location Transmitter Key Bd.




Fig. 30 Internal Schematic Transmitter Key Bd. for TCF Channel.




Fig. 31 Internal Schematic Transmitter Key Bd. for a Tone Channel.




Fig. 32 Component Location Checkback Bd.




Fig. 33 Internal Schematic Checkback Bd.




Fig. 34 Component Location Timing Bd.




Fig. 35 Internal Schematic Timing Bd.




Fig. 36 Component location Arming Board.




Fig. 37 Internal Schematic Arming Board.




Fig. 38 Component location Output Board.






Fig. 39 Internal Schematic Output Board.





	•		
9			
		•	



WESTINGHOUSE ELECTRIC CORPORATION RELAY-INSTRUMENT DIVISION NEWARK, N. J.