

INSTALLATION . OPERATION . MAINTENANCE

INSTRUCTIONS

TYPE SDG LINE GROUND-DISTANCE RELAY

APPLICATION

These instructions cover the five basic types listed in Table I. This line of relays provides single-zone ground-distance protection. The relay

TABLE I

RELAY	Io FAULT DET.	FREQ. VERIFIER	PHASE TO PHASE DESENSITIZER	OUTPUT	APPLICATION
SDG	Х	Х	X	Thyristor	Zone l
SDG-1	Х	X	Х	Transistor Transistor	Zone l or
SDG-2	-	Х	X	Transistor	(Note 1)
SDG-3	X	-	-	Transistor	Timed Trip
SDG-4	_	-	 .	Transistor	Blocking Start

NOTE 1: Also suitable for timed trip.

reaches the preset amount for single-line-to-ground faults and as much as 20% less for double-line-to-ground faults.

The potential supply must be wye-grounded. The broken delta potential connection is provided inside the relay.

As shown in Table I the SDG is equipped with a thyristor trip output; use this type where a single-zone is needed in conjunction with an otherwise electromechanical system. For all-static-systems use the transistor output types, utilizing the thyristor trips in the type SRU output package.

The frequency-verifier circuit should be utilized for all high-speed trip applications to avoid undesired trips due to high-frequency transients. This circuit is not needed for timed trips (e.g. zone 2), but the SDG-1 or SDG-2 may be utilized instead of the SDG-3 in the interests of standardization.

Relays with an $\rm I_O$ current detector are used to prevent tripping due to potential circuit trouble; the SDG-2 requires SI or SI-1 current-detector supervision.

The phase-phase desensitizer is used to eliminate a possible 15% overreach on two-line-to-ground faults. This circuit is needed for zone 1 applications where the relay reaches 85% towards the far bus.

A type IK auxiliary current transformer may be used to compensate for zero-sequence mutual induction. Otherwise, this transformer is not needed. For the case of two parallel two-terminal lines and an 85% self impedance relay, zone l will reach at least 70% to the far end; accordingly, there is not much gain in mutual compensation of zone l. However, zone 2 should be mutually compensated since its reach is affected more than zone l. Where zone l is mutually compensated, a type SCC current-comparer relay is required to supervise distance relay tripping.

FUNDAMENTALS OF DISTANCE MEASUREMENT ON GROUND FAULTS

The SDG distance relay operates on both single and double line-to-ground faults. In either case, neglecting fault resistance, the faulted phase-to-ground voltage (s) at the relay consists of the line drop:

 $V_{
m LG}$ = Faulted phase-to-ground relay voltage

$$= K_1 I_1 nZ_{1L} + K_2 I_2 nZ_{1L} + K_0 I_0 nZ_{0L} + I_{0E} nZ_{0M}$$
 (1)

Where K_1 , K_2 , K_0 are current distribution factors for the pos., neg., and zero sequence networks, respectively

 I_1 , I_2 , I_0 are the pos., neg., and zero sequence currents in the fault.

 $^{nZ}_{\rm 1L},~^{nZ}_{\rm OL}$ are the pos. and zero sequence line impedances to the fault.

 I_{OE} is the adjacent line zero sequence current.

 $Z_{\mbox{OM}}$ zero sequence mutual impedance.

See Fig. 12 for further definition of terms. For an A to ground fault eq. (1) would be written in terms of the phase A quantities.

$$V_{AG} = K_{l}I_{Al}nZ_{lL} + K_{l}I_{Al}nZ_{lL} + I_{OE}nZ_{OM}$$
 (2)

Eq. (2) also applies for an AB to ground fault; an additional expression applies for the phase B quantities for an AB to ground fault.

Hence, a distance ground relay made to respond to single phase-to-ground faults will also respond in the same way to double line-to-ground faults. This is true except for the effect of ground resistance, R_G . The different nature of these effects can be sensed from Fig. 13. In Fig. 13 the ground current $3I_O$ flowing through R_G is essentially in phase with the total faulted phase current. This is so, since $I_{Al} = I_{A2} = I_O$. This is not true for a 2L-G fault. The current $3I_O$ is out of phase with K_1I_{A1} and K_2I_{A2} (also out of phase with K_1I_{B1} and K_2I_{B2}). As a result the drop across R_G produces an apparent reactance term to the distance relay, causing it to under-reach on one phase and over-reach on the other faulted phase. The SDG relay contains a desensitizer circuit to prevent over-reach on 2L-G faults, by reducing the reach of the relay.

$$V_{XN} = (V_{A1} + V_{A2}) - Z_C (K_1 I_{A1} + K_2 I_{A2})$$
 (3)

$$v_{yN} = (v_{B1} + v_{B2}) - Z_C (K_1 I_{B1} + K_2 I_{B2})$$
 (4)

$$v_{ZN} = (v_{C1} + v_{C2}) - z_{C} (K_{1}I_{C1} + K_{2}I_{C2})$$
 (5)

The restraint voltages are obtained by the use of compensators with an impedance $Z_{\rm C}$, set to match the desired positive sequence line impedance reach. Only positive and negative sequence voltages appear in eq. (3) to (5). The zero sequence voltage is filtered out by not grounding the neutral of the set of Y-connected auxiliary transformers ($T_{\rm A2}$, $T_{\rm B2}$ and $T_{\rm C2}$) which are used to feed the restraint portion of the magnitude comparison circuit. These same connections render the zero sequence current flowing in the phase compensators ineffective. So the restraint voltages duplicate the delta voltage conditions at the fault when the fault is $Z_{\rm C}$ ohms from the relay (i.e. at the balance point). Zero sequence quantities are not required to duplicate the system voltage triangle at the balance point since zero sequence voltage cancels out of the line to line voltages.

The operating voltage is:

$$V_{WO} = V_O - \frac{Z_{OL}}{Z_{IL}} \times Z_C \left(K_O I_O + I_{OE} \frac{Z_{OM}}{Z_{OL}}\right)$$
 (6)

Here V is the relay zero sequence voltage: it is compensated by using a compensator impedance $\frac{Z_{OL}}{Z_{IL}}$, representing the zero sequence line impedance to

the desired balance point. For mutual coupled lines this compensator can be fed with not only the protected line current but also with a portion of the mutual current I_{OE} (See Fig. 12). The operating voltage V_{WO} duplicates the system zero sequence voltage for a fault at the balance point.

Since the faulted phase-to-ground voltage is zero at the fault (neglecting fault resistance), the operating and faulted phase restraint voltage will be equal for a balance point fault. This can be seen by manipulating the fault voltage expression, remembering that the relay compensated voltages are a replica of the fault-point voltages:

 $V_{\rm LGF}$ = Faulted phase to ground voltage at fault

$$= v_{1F} + v_{2F} + v_{0F} = 0$$
 (7)

$$v_{1F} + v_{2F} = -v_{0F}$$
 (8)

$$\left|V_{1F} + V_{2F}\right| = \left|V_{0F}\right| \tag{9}$$

Eq. (9) states that the magnitude of the sum of the pos. and neg. sequence voltage equals the magnitude of the zero sequence voltage at the fault. This holds regardless of how many phases are grounded. Eq. (9) is the keystone of the SDG system.

This balance point condition is shown in Fig. 14 for an A-G fault. The bus voltages (V_{A1} + V_{A2}) and V_{O} are shown along with the compensator voltages, which modify the bus voltages to produce restraint voltage V_{XN} and operating voltage V_{WO} .

For this condition $V_{\rm YN}$ and $V_{\rm ZN}$ are also produced but these will be larger in magnitude since these are derived from the sound phases. Since these voltages exceed $V_{\rm XN}$, they are irrelevant.

In Fig. 14 for a fault beyond the balance point, $V_{\rm XN}$ exceeds $V_{\rm WO}$; the reverse is true for the fault within the balance point. Note that for all these faults in the trip direction that the phase compensation acts to reduce the bus positive and negative sequence voltages; whereas, the zero sequence compensation is added to $V_{\rm O}$. The reverse is true for a fault behind the relay. For this reason the SDG is inherently directional.

One other aspect of Fig. 14 bears amplification. Note for the fault within the balance point that the phase compensation is almost enought to reverse $V_{\rm XN}$ polarity. It is possible for such a reversal to occur, and it is possible if very little zero sequence current flows for the phase compensation to overtake the operating voltage and restrain the relay. Thus, the relay may fail to see a close-in fault if the zero sequence current is quite small. Any time this extreme occurs the phase distance relay will operate. The phase-distance relay will clear the fault when:

$$z_1 > \frac{v_0/I_0}{K_1 + K_2 - pK_0}$$

where Z_1 is positive-sequence relay reach

 ${\rm V_{O}}$ = zero-sequence bus voltage for close-in fault

 $I_0 = total$ zero-sequence fault current for close-in fault

 K_1 , K_2 , K_0 pos.-, neg.- & zero-sequence current-distribution factors for close-in fault.

p = ratio of zero-sequence to positive-sequence line impedance.

CONSTRUCTION & OPERATION

The type SDG relay consists of: four air gap transformers, three autotransformers for reach adjustment, four phase splitter-transformers, one isolating transformer which couples the zero sequence network a-c output to the static frequency verifier circuit, one zero sequence current-to-voltage transformer, four phase-splitter and rectifier networks, a double line-to-ground fault desensitizer, one voltage regulating zener diode, a thyristor for the tripping function (if used), and printed circuit assemblies.

The large printed circuit assembly contains a magnitude comparator, frequency check circuit, the trigger circuit for the thyristor tripping unit, and the zero sequence current detector.

Compensators (TA, TB, TC, TO)

The compensators, which are designated TA, TB, TC and TO are two-winding air-gap transformers. Each current winding has seven taps which terminate at the tap block. A voltage is induced in the secondary which is proportional to the primary tap and current magnitude. This proportionality is established by the cross sectional area of the laminated steel core, the length of an air gap which is located in the center of the coil, and the tightness of the laminations. All of these factors which influence the secondary voltage have been precisely set at the factory. The clamps which hold the lamination should not be disturbed by either tightening or loosening the clamp screws.

The secondary winding has a single tap which divides the winding into two sections. One section is connected subtractively in series with the relay terminal voltage. Thus a voltage which is proportional to the phase current is subtracted vectorially from the relay terminal voltage. The second section is connected to an adjustable loading resistor (R_1 , R_2 , R_3 , R_4) and provides a means of adjusting the phase angle between primary current and the induced secondary voltage. The phase angle may be set for any value between 60° and 90° by adjusting this resistor. The factory setting is for a maximum sensitivity angle of 75° current lagging voltage.

A tertiary winding M has four taps which may be connected to directly modify the T setting by any value from -18 to +18 percent in steps of 3 percent. The sign of M is negative when the R lead is above the L lead. M is positive when L is in a tap location which is above the tap location of the R lead. The M setting is determined by the sum of per unit values between the R and L lead. The actual per unit values which appear on the tap plate between taps are 0, .03, .09 and .06.

Auto-Transformer (TA1, TB1, TC1)

The auto-transformers T_{Al} , T_{Bl} , T_{Cl} have three taps on their main winding S which are numbered 1, 2 and 3 on the tap block.

The three secondary windings of the auto-transformers are connected in a "broken delta", thus serving as a source of zero sequence voltage for the operating circuit. The primary to secondary turn ratio is 3:1, thus producing the proper zero sequence voltage magnitude as required by the theory of relay operation. Using S=2 or S=3 settings reduces zero sequence voltage in the same proportion as the line-to-neutral voltages.

The auto-transformer makes it possible to expand the basic range of ${\tt T}$ ohms by a multiplier of ${\tt S}_{\:\raisebox{1pt}{\text{\circle*{1.5}}}}$

Phase-Splitter Transformer (TA2, TB2, TC2, TO2)

The phase splitter transformer provides isolation between the a-c analog network and the magnitude comparer circuitry located on the printed circuit board, and couples the restraint and operating outputs to the phase splitter network. The tap connection on the secondary winding serves as part of the phase splitting circuit that converts a single-phase input into a three-phase output, thus minimizing the ripple of the rectified output.

Isolating Transformer (I_O)

The isolating transformer \mathbf{I}_0 serves two purposes: First it isolates the a-c circuit from the d-c circuit, and second, it produces a secondary voltage in the presence of zero sequence current.

Isolating Transformer (T_{FV})

The isolating transformer TFV serves two purposes: First, it isolates the a-c circuit from the d-c circuit and second, it steps up the clipped a-c signal to make the frequency check circuit sensitive to low level input signals.

Double Line-to-Ground Fault Desensitizer

The double line-to-ground fault desensitizer in Figs. 5 & 10 consists of the three networks. Each network consists of a resistor and a minimum voltage network. In this network the largest restraint voltage is blocked by a combination of two restraining voltages. If any two restraining voltages become smaller than the third restraint voltage, transistors Q17 and Q18 are turned on the prevent Q1 and Q2 transistors from turning on. When operating voltage becomes larger than the highest restraint the relay is allowed to trip. The desensitizer effect is limited to S=1 setting only and is not effective on the S=2 or S=3 setting. If S=2 or S=3 setting is used for zone 1 the setting should be reduced to 75% of the protected line to avoid overreach on double-line-to-ground faults.

Magnitude Comparator Circuit (Fig. 15)

The magnitude comparator circuit consists of a minimum voltage network of the voltage balance type in which operating current is caused to flow through a current detector whenever one of the phase restraint voltages becomes smaller than the operating voltage.

Resistors (R9, R10, R11) provide a return path for the operating current.

The current detector consists of a tunnel-diode TDl and a transistor Ql. When the tunnel diode is switched to the high voltage state, the transistor is turned on. The use of the tunnel diode secures a sharp turn on characteristic for the triggering network.

When transistor Ql is turned on it in turn switches transistor Q2 on, when transistor Q2 is "on" the collector voltage is raised to high positive voltage that starts the operation of the triggering circuit.

Triggering Circuit for SDG Relay (Fig. 16)

The triggering circuit consists of a four-layer diode D50, resistor R28, diode D51, and pulse transformer TR-1. Whenever Q2 transistor is turned on capacitor C6 starts charging to the breakdown voltage of the four layer diode D50.

After breakdown of D50, capacitor C6 discharges through the primary of the TR-1 transformer thus producing a gating impulse that fires the output thyristor QS1 Diode D49 provides a quick discharge of C6 after Q2 is turned off through R24. Diode D51 protects D50 from reverse polarity. The triggering circuit is supervised by the residual overcurrent unit and frequency verifier circuit through diodes D52 and D60. D52 diode bypasses the charging capacitor C6 during the 4 ms.

period the frequency verifier output is held at ground potential. D60 performs the same function in the absence of residual current.

Zero Sequence Current Detector (Fig. 17)

To prevent operation of the magnitude comparator during a blown potential fuse or similar condition a zero sequence current detector supervises the operation of the triggering network by preventing capacitor C6 in the triggering circuit from charging, keeping the point "P" at negative potential through the diode D60.

The detector employs a tunnel diode (TD3) as a level detector. The tunnel diode is biased through resistor R45 to the high voltage state so that enough voltage is maintained across the base-to-emitter junction of Q8 transistor to keep it conducting.

In the presence of the residual current a current derived negative voltage through transformer I_0 appears across resistor R41, switching TD3 to the low voltage state, thus turning transistor Q8 off and raising its collector to the positive DC voltage supply level, blocking D60 from discharging the C6 capacitor.

Frequency Verification (Fig. 18)

During certain switching conditions, such as energization of a transmission line, residual currents and voltages may exist of higher frequencies than 60 cycles per second. The frequency verifier prevents relay operation when the operating voltage period is less than 4.3 ms. The frequency verification circuit consists of two functional parts: zero-crossing and commutator circuits. The zero-crossing circuit consists of transistors Q3, Q4, Q5, and Q6. The zerocrossing circuit is used to allow operation in the presence of higher frequencies of small magnitude superimposed on a fundamental of 60 cps. During the positive or negative half cycles of the operating voltage VWO, Q3 or Q4 transistors are driven into saturation by the output of the TFV transformer. Transistors Q5 or Q6 conduct until capacitors C8 or C10 respectively are fully charged. While either capacitor charges, a voltage output in the form of very narrow pulse is developed across R32 & R33 resistors during the start of each half cycle. This pulse triggers QS2 control switch. When transistors Q3 or Q4 are not conducting, C8 and C10 capacitors discharge respectively through D45 or D44 and the parallel combination of R26 and R30 or R25 and R29.

While QS2 is "on" its anode is only about 0.7 volt above negative, thus preventing capacitor C6 in the triggering circuit from charging for 4.3 milliseconds. The time delay of 4.3 milliseconds is controlled by the resistor R38, the capacitor C11 and the reference Zener diode Z4. After 4.3 milliseconds of delay the control switch QS3 fires applying the voltage of capacitor C9 across QS2, turning it off. This raises the potential of the QS2 anode, leaving the triggering circuit free to operate. After the next zero crossing pulse, QS2 switch is turned on again, the QS3 switch is turned off by capacitor C9. Charge and commutator action is repeated all over again. Transistor Q7 when turned on by the same voltage that fires the gate of QS2, discharges timing capacitor C11, thus starting the timing cycle with close to zero charge on the capacitor. If the period of the $V_{\rm WO}$ voltage is less than 4.3 ms, the Q7 transistor discharges the timing capacitor thus preventing the turning off of QS3 switch. This keeps QS2 switch on to prevent operation of the triggering circuit.

Output Circuit (Fig. 19)

The output circuit or SDG relay consists of the secondary of the pulse transformer TR-1, diode D46, capacitor C7, resistor R31, and Zener diode Z3. The output of the SDG relay is a thyristor which is gated into conduction by a pulse transformer. The transformer is pulsed as described under "Triggering Circuit Operation". Zener diode Z3, resistor R31 and capacitor C7 form a network protecting the thyristor unit from voltage surges coming through the d-c supply. The function of diode D46 is to short out negative pulses coming from the TR-1 pulse transformer.

In the SDG-1, -2, -3, & -4 relays the output circuitry consists of transistors Q3, Q5, & Q6 and other associated components.

Upon the operation of the Q2-transistor in the magnitude comparator circuit, transistor Q3 is driven into conduction by the positive voltage developed across resistor R22. Transistor Q3, in turn, shunts the base drive current of transistor Q5, to turn Q5 off. At the same time the turned on Q3-transistor provides a base current path to transistor Q6 turning it on. An output voltage consequently is developed through transistor Q6, resistor R28, across Q5 and appears at relay terminal ll. In absence of the output from the magnitude comparator circuit the Q5 transistor is biased to conduct through resistor R24 and no output appears at relay terminal ll.

 $\mbox{Q7}$ and $\mbox{QS1}$ form the pushbutton light circuit that operates an indicating light during a pushbutton check—out procedure.

Pushbutton Check Circuit (Fig. 20)

The pushbutton check circuit is used for in-service operational check-out of the output thyristor. Depressing the pushbutton provides an internal d-c supply to the thyristor switch and operates the overcurrent circuit. This action must be preceded by the opening of the relay trip circuit (red handle) and relay voltage switch (7). The opening of the voltage switch produces operating voltage conditions in the magnitude comparator that gates the thyristor switch. Operation of the thyristor switch is indicated by the lighting of the bulb built into the pushbutton. A similar circuit is provided in the SDG-1, -2, -3, & -4 relays (See Fig. 10).

CHARACTERISTICS

Distance Characteristics

Fig. 24 shows the relay characteristic in the complex plane is Z = nZ_{1L} + $3R_{G}$

for single line to ground faults where factor $F = K_1 + K_2 + pK_0$. Impedance nZ_{1L} is the positive-sequence line impedance from the relay to the fault. The apparent impedance Z must fall within the characteristic shown in Fig. 24 in order to operate. Note that part (A) of Fig. 24 applies for the case of a low source impedance vs line impedance; parts (B) and (C) represent increasing amounts of source impedance, or conversely shorter line lengths. The solid-line characteristic is based on current distribution factors for a balance point fault with all breakers closed. As the fault moves toward the relay these distribution factors increase, with the relay approaching the dashed-line characteristic. In the case of Fig. 24C, the dashed-line characteristic is not shown, as it

essentially coincides with the solid-line characteristic. Regardless of system conditions, the relay reaches Z_C positive-sequence ohms for a fault at the compensator angle. The fact that the circle diameter expands with increasing source impedance is beneficial, since this provides increased fault resistance accommodation for the shorter line applications. By this we mean that it takes a greater $\frac{3R_C}{K_1+K_2+pK_0}$ component to yield a Z phasor which is outside the operate

zone. The R-X characteristic is a composite of three circles whose centers are A, B, and C in Fig. 24A. The circle whose center is A is produced from the comparison of faulted phase restraint and operating voltage for a single-line-to-ground fault; whereas the "B" and "C" circles result from sound-phase restraint comparison with operating voltage. In Fig. 24C only the faulted phase characteristic is shown, since the other two fall well out of the first quadrant.

One might conclude from Fig. 24 that the relay is not directional since its characteristic includes the origin. This conclusion would be erroneous, since the characteristic equations assume faults in the trip direction per Fig. 14 and do not apply for reversed faults. The relay is directional. In Fig. 24 the second and third quadrants are essentially theoretical since a "negative resistance" is only possible due to out-of-phase infeed. The fourth quadrant is pertinent for series capacitor applications. So we are normally only interested in the first quadrant.

General Characteristics

Impedance settings in ohms reach can be made in steps of 3 percent. The maximum sensitivity angle, which is set for 75 degrees at the factory, may be set for any value from 60 degrees to 90 degrees. A change in the maximum sensitivity angle will produce a slight change in reach for any given setting of the relay. Referring to Fig. 11, note that the compensator secondary voltage output V, is largest when V leads the primary current, I, by 90° . This 90° relationship is approached, if the compensator loading resistor is open-circuited. The effect of the loading resistor, when connected, is to produce an internal drop in the compensator, which is out-of-phase with the induced voltage, ITA, ITB or ITC. Thus the net voltage, V, is phase-shifted to change the compensator maximum sensitivity angle. As a result of this phase shift the magnitude of V is reduced, as shown in Fig. 11. The tap markings are based upon a 75° compensator angle setting. If the resistors R1, R2, R3, and R4 are adjusted for some other maximu sensitivity angle the nominal reach is different than that indicated by the taps. The reach Z_{Ω} , varies with the maximum sensitivity angle, Θ , as follows:

$$Z_{Q} = \frac{\text{TS sin } \Theta \text{ (1+M)}}{\text{sin } 75^{\circ}}$$

TAP PLATE MARKINGS

 T_A , T_B , T_C , 1.2 1.5 2.1 3.0 4.5 6.3 8.7 - for 1.0-31 ohms range (Pos. Seq.) .23 .307 .383 .537 .69 .92 1.23 - for .2-4.35 ohms range

To 3.60 4.5 6.3 9.0 13.5 18.9 26.1 - for 1.0-31 ohms range (Zero Seq.) 0.69 0.92 1.15 1.61 2.07 2.76 3.69 - for .2-4.35 ohms range

$$\frac{(S_A \text{ and } S_C)}{1 \quad 2 \quad 3}$$

+ Values between taps

$$\frac{(M_{A} \text{ and } M_{C})}{.03 \cdot .09 \cdot .06}$$

TIME CURVES AND BURDEN DATA

Operating Time

The speed of operation is shown in Fig. 21. The curves indicate the time in milliseconds required for the relay to provide an output for tripping after the occurance of a fault at any point on a line within the relay setting.

Current Circuit Rating in Amperes

Continuous - 10 Amperes

1 Second - 240 Amperes

Burden

The potential burden at 69 volts varies from a maximum of 1.4 volt-amperes at S=1 setting to a minimum of 0.42 volt-amperes based on 69 volts line to neutral per phase. Current burden varies from a maximum of 4.5 volt-amperes at 5 amperes for a maximum T-setting to a minimum of 0.60 volt-amperes for a minimum T-setting. This burden applies to each phase and residual current circuit. D.C. current burden is .07 amperes at all rated voltages.

Trip Circuit Constants

1 Ampere I.C.S. O.1 ohms d-c resistance

Thyristor (SDG only)

The thyristor is a three-terminal semiconductor device. In the reverse, or non-conducting direction, the device exhibits the very low leakage characteristics of a silicon rectifier. In the forward, or conducting directions conduction can be initiated by the application of a control pulse to the control terminal or "gate". If a gate signal is not applied, the device will not conduct at below rated forward blocking voltage. With the application of a gate signal, however, the device switches rapidly to a conducting state characterized by a very low voltage drop and a high current-carrying capability. Once a conduction has been initiated, the gate terminal no longer has any effect. In order to turn the thyristor off the anode-cathode current must be reduced to a value less than the holding current.

It should be noted that the SDG differs from mechanically operated contacts. A certain minimum trip current must flow before the thyristor will latch on. If the minimum turn on current is not established during the first millisecond after the first gate pulse is received, the unit will not latch on. However, voltage will be applied to the load for the duration of each pulse. Pulses are applied to the gate circuit at a rate of four every one milliseconds.

 $\frac{\text{Vdc}}{\text{R}_{\text{LOAD OHMS}}}$ = .25 amp or more

 $\frac{L_{\text{HENRYS}}}{R_{\text{I,OAD OHMS}}}$ = .02 or less

Thyristor

Max forward lea	akage current a	at rated	voltage 125°	o C	8 MA d-c
Max reverse lea	akage current a	at rated	voltage 125°	o c	8 M A d-c
Max forward vo	ltage drop at :	10 amps	25'	° C	1.6 volts

CALCULATIONS AND SELECTION OF SETTINGS

Relay reach is set on the tap plate. Maximum sensitivity angle, θ , is set for 75° (current lagging voltage) in the factory. This adjustment need not be disturbed for line angles of 65° or higher. For line angles below 65°, set 9 for a 60° maximum sensitivity angle, by adjusting R₁, R₂, R₃ & R₄. Set zone 1 reach to be 85% of the line, if S=1; 75% if S=2 or 3.

Assume a desired balance point which is 85% of the total length of the line. The general formulas for setting the ohms reach of the relay are:

$$Z_1 = Z_{1L}$$
 O.85 Re ; $Z_0 = Z_{0L}$ O.85 Re R_v

The terms used in this formula and hereafter are defined as follows:

Z_O = Zero sequence ohmic reach.

Z₁ = Positive sequence ohmic reach

 $Z'_{1,0}$ = TS (1 + M) = the tap plate setting.

 \mathbf{T} = Compensator tap value.

S = Auto-transformer tap value.

- 9 = Maximum sensitivity angle setting of the relay.
- M = Compensator tertiary tap value. (This is a per unit value and is determined by the sum of the values between the "L" and the "R" leads. The sign is positive when "L" is above "R" and acts to raise the Z setting. The sign is negative when "R" is above "L" and acts to lower the "Z" setting).
- Z_{lL} = Positive sequence ohms per phase of the total line section, referred to primary.
- Z_{OL} = Zero-sequence ohms per phase of the total line section, referred to primary.
- $R_{\rm c}$ = Current transformer ratio.
- R_V = Potential transformer ratio.

The following procedure should be followed in order to obtain an optimum setting of the relay.

Zone 1 Setting (SDG, SDG-1, SDG-2 Relays)

- 1. (a) Establish the desired values of Z_1 and Z_0 as above (available from transmission line data).
 - (b) Determine the desired tap plate value Z using the formula:

$$Z_1^{\dagger} = Z_1$$
 $\frac{\sin 75^{\circ}}{\sin \theta^{\circ}}$ and $Z_0^{\dagger} = Z_0$ $\frac{\sin 75^{\circ}}{\sin \theta^{\circ}}$

When
$$\Theta = 75^{\circ}$$
, $Z_1^{\dagger} = Z_1$ and $Z_0^{\dagger} = Z_0$

- 2. Now refer to Table II or IV giving preferred zone 1 settings for the SDG relays. If the desired reach exceeds the relay range for S=1, use S=2 & Table III or V (set for 75% of line).
 - (a) Locate a table value for relay reach nearest to the desired Z value (it will always be within 1.5% of the desired value.)
 - (b) From this table read off the "S", "T" and "M" settings. The "M" column includes additional information for the "L" and "R" lead setting for the specified "M" value. If the desired settings cannot be found on this table proceed to Table III or V to find the desired setting. The relay reach must now be reduced from 85 to 75 percent to avoid overreach on two phase to ground faults on high fault resistance faults.
 - (c) Determine actual values for $Z_1 \& Z_0$ using equation:

$$Z = TS (1+M)$$

For example, assume the desired reach, $\rm Z_1$ is 7 ohms at 60° (Step la) and $\rm Z_0$ is 21 ohms at 60°.

Next step is (1b). Making correction for maximum sensitivity angle of the line (60°) that is different from factory setting of 75° , we find the relay tap setting

$$Z_{1}^{!} = 7 \times 1.11 = 7.77 \text{ ohms}$$

 $Z_{0}^{!} = 21 \times 1.11 = 23.31 \text{ ohms}$

Step (2a). In Table IV we find 7.65 to be the nearest value to 7.77 ohms.

100 X
$$\frac{7.65}{7.77}$$
 = 98.8% or 1.2% from the desired value

For the ${\bf Z}_{0}$ selection find the nearest value to 23.31 ohms using the same S setting as above. 23.0 ohms is the nearest value.

100 X
$$\frac{23.0}{23.31}$$
 = 98.8% or 1.2% within the desired value

Step (2b). From Table IV read off:

The "R" - lead should be connected over "L" - lead, with "L" lead connected to "0" - tap and "R" - lead to tap "09". (The sum of the values between L & R is 0.12)

Step (2c). Recheck Settings.

$$Z_1^i = TS (1+M) = 1 \times 8.7 (.88) = 7.65 \text{ and } Z_0^i = 1 \times 26.1 (.88) = 23.0$$
 $Z_1 = Z_1^i \frac{\sin 60^\circ}{\sin 75^\circ} = 7.65 \times .900 = 6.90 \text{ ohms at } 60^\circ$
 $Z_0 = Z_0^1 \frac{\sin 60^\circ}{\sin 75^\circ} = 23.0 \times .900 = 20.7 \text{ ohms at } 60^\circ$

Zone 2 & 3 Settings

For zone 2 and 3 settings use a procedure similar to that for zone 1 described above. Tables II to V give the required settings.

Note: The S setting must be the same for both the positive and zero-sequence reach.

SETTING THE RELAY

The SDG relays require settings for the four compensators (T_A , T_B , T_C , and T_O), the three auto-transformer primaries (S_A , S_B , and S_C), and the four compensator tertiaries (M_A , M_B , M_C , and M_O). All of these settings are made with taps on the tap plate.

Compensator (T_A , T_B , T_C , T_O , and M_A , M_B , M_C , M_O)

Each set of compensator primary $T_{\rm A}$, $T_{\rm B}$, $T_{\rm C}$, and $T_{\rm O}$, taps terminates in inserts which are grouped on a socket and form approximately three-quarters of a circle around a center insert which is the common connection for all of the taps. Electrical connections between common insert and tap inserts are made with a link that is held in place with two connector screws, one in the common and one in the tap. A compensator tap setting is made by loosening the connector screw in the center. Before removing the screw open switches 12 through 19 to bypass the current around the relay. Remove the connector screw in the tap end of the link, swing the link around until it is in position over the insert for the desired tap setting, replace the connector screw to bind the link to this insert, and retighten the connector screw in the center. Since the link and connector screws carry operating current, be sure that the screws are turned to bind snugly. Compensator secondary tap connections are made through two leads identified as L and R for each compensator. These leads come out of the tap plate each through a small hole, one on each side of the vertical row of "M" tap inserts. The lead connectors are held in place on the proper tap by connector screws.

Values for which an "M" setting can be made are from -.18 to +.18 in steps of .03. The value of a setting is the sum of the numbers that are crossed when going from the R lead position to the L lead position. The sign of the "M" value is determined by which lead is in the higher position on the tap plate. The sign is positive (+) if the L lead is higher and negative (-) if the R lead is higher.

An "M" setting may be made in the following manner. Remove the connector screws so that the L and R leads are free. Refer to Table II through Table V to determine the desired "M" value. Neither lead connector should make electrical contact with more than one tap at a time.

Line Angle Adjustment

Maximum sensitivity angle is set for 75° (current lagging voltage) in the factory. This adjustment need not be disturbed for line angles of 65° or higher. For line angles below 65° set for 60° maximum sensitivity angle by adjusting the compensator loading resistors R₁, R₂, R₃, R₄. Refer to repair calibration under "Maximum Torque Angle Adjustment," when a change in maximum sensitivity angle is desired.

TABLE II . 2-4.35 OHMS RELAY RANGE PREFERRED ZONE 1 IMPEDANCE SETTINGS

				1,6	н, на	OAE	"T"					Γ,,	" A3	ΛO "	я"
CONNECT	"L" LEAD	TO TAP	0	•03	0	•03	60•	0	0	•03	90•	60.	60•	90•	90.
COM	"R" LEAD	TO TAP	90•	90•	60.	60.	90•	•03	0	0	60°	•03	0	•03	0
	=	Σ							0	:03	90:	60:	112	:15	:18
M		ΨŦ	+.18	+•15	+.12	60°+	90•+	+•03	0						
		3.69	4.40	4.25	4.15	†₁○•†₁	3.92	3.80	3.69	3.58	3.46	3.36	3,25	3.14	3.02
		2.76	3.26	3.18	3.10	3.00	26.5	2.84	2.76	2.68	2.60	2.51	2.43	2.35	2.26
CE (Z		2.07	2.44	2.38	2.32	2.26	2.20	2.13	2.07	2.00	1.95	1.88	1.82	1.76	1.70
SEQUENCE (Z	Z=Z	1.61	1.90	1.85	1.80	1.76	1.71	1.66	1,61	1.56	1.52	<u></u> 24°τ	1.42	1.37	1.32
ZERO		1.15	1.36	1.32	1.29	1.25	1.22	1.18	1.15	1,12	1.08	1.05	1.01	980	046°
		.921	1.09	1.06	1.03	1.00	.975	.950	.921	.892	.865	048.	.810	.782	.755
		69•	.815	462.	.772	.754	.732	.710	69.	.670	.650	.627	.607	.587	.565
		To													
	-	1.23	1.45	1.41	1.38	1.34	1.30	1.27	1.23	1.19	1.15	1.12	1.08	1.05	1,01
(Z,1)	-;	.92	1.09	1.06	1.03	1.00	.975	.950	.920	. 892	.865	048.	.810	.782	•755
UENCE		69.	.815	462.	.772	.754	.732	.710	69.	.670	.650	.627	£09°	.587	.565
VE SEG	S. L.	.537	-632	.617	.601	.585	.570	.555	.537	.520	.505	.488	.472	954.	044.
POSITIVE SEQUENCE (Z1)		.383	.452	τήη.	.430	.418	.405	.396	.383	.370	.360	.348	.336	.324	.314
		307	.362	.352	.34t	.335	.325	.316	.307	.298	.288	.280	.270	.260	.252
		.230	.272	±92.	.258	.251	ηηZ.	.237	.230	.223	.216	.209	202	.195	.188
		EH		J	1	L		1	!				-L		

TABLE III
. 2-4.35 OHM RELAY RANGE
PREFERRED ZONE 2 & 3 IMPEDANCE SETTINGS

				.В.,	VER	Γ,, Ο.	-11				11	T., E	OAEI	"R"	
CI	"I," I,EAD		0	.03	0	.03	60•	0	0	•03	90•	60.	60.	90.	90.
CONNE	1R" 1.EAD	TAP	90.	90.	60°	60.	90•	•03	0	0	60•	.03	0	•03	0
		Σį							0	:03	90.	60.	:12	:15	:18
W		M+	+.18	+.15	+.12	60•+	90*+	+•03	0						
~	<u> </u>	3.69	13.1	12.7	12.4	12.1	11.8	11.4	77.77	10.7	10.4	10.1	9.8	4.6	9.1
z ₀)	ړ	2.76	9.80	9.55	9.30	9.05	88	8.53	8.28	8.03	7.80	7.55	7.30	7.05	6.80
SETTINGS (Z		3.69	8.70	8.48	8.25	8.05	7.80	7.60	7.38	7.15	46.9	6.70	6.50	6.27	6.05
SETTI		2.76	6.50	6.35	6.20	00.9	5.85	5.70	5.52	5.35	5.16	5.00	4.85	19.4	4.50
	,	2.07	4.90	4.76	4.65	4.52	04.4	4.26	4.14	4.02	3.90	3.78	3.66 4.85	3.55	3.40 4.50
ZERO SEQUENCE		1.61	3.80	3.70	3.60	3.50	3.41	3.32	3.22	3.12	3.02	2.94	2.83	2.74	
ZERO		1.15	2.72	2.65	2.58	2.50	2.44	2.37	2.30	2.24	2.16	2.09	2.02	1.95	1.79 2.64
	ŀ	.921	2.17	2.12	2.06	2.00	1.95	1.9	1,84		1.73	1.67	1.62	1.56	1.50
		69.	1.63	1.59	1.55	1.51	1.46	1.42	1.38	1.34 1.78	1.30	1.25	1.21	1.17	1.13 1.50
		T _O								<u>~</u>					
رن ا	2	1.23	04.4	4.25	4.15	†0•†	3.92	3.80	3.69	3.58	3,46	3.36			
		8,	3.26	3.18	3.10	3.00	26.5								
TINGS		1.23	2,90	2.82	2.76	2.68	2.60	2.53	2.46	2,40	2.32	2.24	2.17	2.10	2.08
SET		-92	2.17	2.12	2.06	2.00	1.95	1.90	1.84	1.78	1.73	1.67	1.62	1.56	1.50
UENCE	, [69•	1.63	1.59	1.55	1.51	1.46	1.42	1,38	1.34	1.30	1.25	1.21	1.17	1.13
POSITIVE SEQUENCE SETTINGS (Z1 S=2		.537	1.26	1.23	1.20	1.17	1.13		1.07			.975	046.	.910	088•
SITIV			• 905	.880	9860	.835	.810	.790	992•	40°T 042°	.716 2.01	.695	÷674	.650	.625
POSI		.307 .383	.724	+107•	.688 .860 1.20	.670	.650	.632	.614	.596	.576	.560	.540	.520	.504
		.230	.544	.528	.516	505	.488	474.	.,460	944.	•43s	.418	404.	330	.376
	-														

TABLE IV 1.1-31 OHMS RELAY RANGE PREFERRED ZONE 1 IMPEDANCE SETTINGS

				"R") AEB	, r., c						T.,	ОЛЕК	, H.,	
BCT	"I," T.EAD	TO TAP	0	.03	0	.03	60•	0	0	•03	90•	60•	60°	90•	90•
CONNECT	"R" TEAD	TO TAP	90•	90°	60•	60•	9 0•	•03	0	0	60•	•03	0	•03	0
		¥							0	503	90:	60:	:12	:15	:18
Σ		W+	+.18	+.15	+.12	60. +	90•+	+•03	0						
		26.1	30.8	30.0	29.3	28.4	27.7	26.9	26.1	25.2	24.5	23.7	23.0		
		18.9	22.2	21.7	21.2	20.6	20.0	19.5	18.9	18.3	17.7	17.2	16.6	16.0	
E (Z ₀)		13.5	15.9	15.5	15.1	14.7	14.3	13.9	13.5	13.1	12.7	12.3	11.9	11.5	11.1
SEQUENCE (Z	S=1	0.6	10.6	10.4	10.1	18.6	9.54	9.27	9.0	8.73	94.8	8.19	7.92	7.65	
ZERO S		6.3	7.45	7.25	7.05	68.9	6.70	6.50	6.30	01.9	5.90	5.74	5.55	5.35	
		4.5	5.30	5.17	5.04	4.90	14.77	4.64	4.50	4.36					
		3.6	4.25	4.15	4.05	3.94	3.82	3.71	3.6	3.50	3.38	3.27	3.16	3.06	2.95
		O H											ļ		
		8.7	10.2	10.0	9.75	9.50	9.25	8.95	8.70	8.45	8.15	7.90	7.65		
(z ₁)	1	6.3	7.45	7.25	7.05	68.9	6.70	6.50	6.30	6.10	5.90	5.74	5.55	5.35	
UENCE		4.5	5.3	5.17	5.04	4.90	77.4	†9°†	4.50	4.36	4.23	4,10	3.86	3.82	3.69
POSITIVE SEQUENCE (Z)	នះ	3.0	3.54	3.45	3.36	3.27	3.18	3.09	3.00	2.91	2.82	2.73	2.64	2.55	
POSITI		2.1	2.48	2,42	2.36	2.29	2.22	2.16	2.10	2.04	1.97	1,91	1.85	1.77	
		1.5	1.77	1.73	1.68	1.64	1.59	1.55	1.5	1.45					
And the second		2.5	1.42	1.38	1.34	1.31	1.27	1.24	1.20	1.16	1.13	1.09	1.06	1.02	0.99
		H			1	-			. 						

TABLE V 1.1-31 OHMS RELAY RANGE PREFERRED ZONE 2 & 3 IMPEDANCE SETTINGS

					Я" Я	OAE	"T"					I,, Y	OAE	"R"	
CONNECT		"L" LEAD TO TAP	0	.03	0	.03	60.	0	0	•03	99.	60•	60.	99.	90•
SC		R" LEAD TO TAP	90.	90•	60.	60.	90.	.03	0	0	60.	•03	0	.03	0
		¥							0	:03	90:	60:	:12	515	.13
Σ		¥ +	+.18	+.15	+.12	60.+	90.+	+.03	0						
~	`	26.1	92.5	8	87.5	85.2	83.0	80.5	78.3	75.8	73.5	71.0	68.8		
S)	18.9	9.99	65.1	63.6										
(z_1^{\dagger})		26.1	61.5	0.09	58.5	56.8	55.3	53.8	52.2	50.5	49.0	47.5	45.8		
UNGS		18.9	44.5	43.5	42°t	29.4 41.2	40.0	39.0	37.8	36.6	35.4	34.4	33.2	32.0	
ZERO SEQUENCE SETTINGS S=2		13.5	31.8	31.0	30.2	29.4	28.6	27.8	27.0	26.2	25.4	24.6	23.8	23.0	22.2
ENCE SI S=2		9.0	21.2		20.2	19.6	19.1	18.5	18.0 27.0	17.5	16.9	16.4	15.8	15.3	
CEGU		6.3	14.9	14.5		980 13.8	9.54 13.4	13.0	12.6	12.2	11.8	11.5	11.1	10.7	
ZERO		4.5	10.6	10,34 14.5 20.7	1008 14.1	980	9.54	9.28	0.6	872 12.2					
		3.6	8.50	8.30	8.10	7.88	₄₉ •2	7.42	7.20	7.00	92.9	6.54	6.32	6.12	5.90
		To													4.
() () () () () () () () () ()		8.7	30.8	30.0	29•3	28.4	27.7	27.0	26.1	25.2	24.5	23.7	23.0	22.7	
25,		6.3	22.3	21.6	21.2										
TINGS		8.7	20.5	20.0	19.5	19.0	18.5	17.9	17.4	16.9	16.3	15.8	15.3		
E SEI		6.3	14.9	14.5	14.1	13.8	9.54 13.4	13.0	12.6	8.73 12.2	11.8	11.5	11.1	10.7	
QUENCI S=2		4.5	10.62	10.35	10.08	9.81	45.9	9, 27	0.6	8.73	8.46	8.19	7.92	7.65	7.38
VE SE		3.0	7.08	%	6.72	6.54	5.36	6.18	0.0	5.82	5.64	5.46	5.28	5.10	
POSITIVE SEQUENCE SETTINGS S=2	İ	2,1	4.96	3.46 4.84 6.90	4.72	4.58	3.18 4.44 6.36	4.32 (4.20 6.0	2,90 4,08 5,82	3.95	3.82	3.70 5	3.54	
POS		1.5	3.54	3.46	3.36	3.28	3.18	3.10 1	3.0 1	2,90					
	ŀ	1.2	2.84	2.76	2.68	2.62	2.54	2.48	2.4	2.32	2.26	2.18	2.12	2.04	1.98
		₽	1			1.		1		<i>ا</i> ــــــــا			_``		لـنـــ

INSTALLATION

The relays should be mounted on switchboard panels or their equivalent in a location free from dirt, moisture, excessive vibration and heat. Mount the relay by means of the mounting stud for the type FT projection case or by means of the four mounting holes on the flange for the semi-flush type FT case. Either the stud or the mounting screws may be utilized for grounding the relay. The electrical connections may be made directly to the terminals by means of screws for steel panel mounting or to the terminal stud furnished with the relay for thick panel mounting. The terminal stud may be easily removed or inserted by locking two nuts on the stud and then turning the proper nut with a wrench.

For detailed information on the FT case refer to I.L. 41-076.

EXTERNAL CONNECTIONS

Figure 22 shows typical connection for single zone protection using an SDG relay.

ACCEPTANCE TEST

Acceptance tests consists of:

- 1. A visual inspection.
- 2. "Push-Button" check.
- 3. An electrical test to make certain that the relay measures the balance point impedance accurately.

1. Visual Inspection

Give a visual check to the relay to make sure there are no loose connections, broken resistors or broken wires.

Set Relay as follows:

.2-4.35 ohm relay	1.0-31.0 ohm relay
all T = 1.23 T _O = 3.69	all T = 8.7 To = 26.1
all S = 1	$T_0 = 26.1$ all S = 1
all M = +.15	all $M = +.15$

2. Push-Button Check

Using the test connections of Fig. 23. Connect the a-c voltages as per test no. 1. No current connections are required. Connect the rated d-c voltages as shown. Open circuit the connections to terminal no. 7. Set $V_{\rm BN} = V_{\rm CN} = 70$ Volts. Depress the white pushbutton. The pushbutton should light. If the pushbutton does not light, connect a d-c voltmeter or a 25 watt lamp as per Fig. 23. The voltmeter should have a minimum deflection of at least 5 volts. If there is a deflection but the lamp does not light this indicates a fault in the pushbutton circuit. If there is no indication proceed with the electrical test to isolate the fault in the pushbutton circuit or the relay.

3. Electrical Tests

Distance Unit

Tripping is indicated for the SDG relay when the 25 watt lamp shown on Fig. 23 turns on and for SDG-1, -2, -3, & -4 relays when DC voltmeter indicates a minimum deflection of 5 volts for balance point condition. Refer to Fig. 23 for all test connections.

For .2-4.35 ohm relay

- A. Use connections for test No. 5 and set $V_{\rm AN}$ voltage = 20 volts. $V_{\rm BN}$ = VCN = 70 volts. Set the phase shifter for 75° current lagging voltage.
- B. The relay current required to make the trip should be between 8.0 8.6 amp.
- C. Use connections for Test No. 6 and set $V_{\rm BN}$ voltage = 20 volts. VAN = $V_{\rm CN}$ = 70 volts. Set the phase shifter as above. The relay trip current should be 8.0 8.6 amps.
- D. Use connections for Test No. 7 and set $V_{\rm CN}$ = 20 volts $V_{\rm AN}$ = $V_{\rm BN}$ = 70 volts. Set the phase shifter as above. The SDG relay trip current should be 8.0 8.6 amp.

For 1.0-31.0 ohm relay

- A. Use connections for test #5 and set $V_{\rm AN}$ = $V_{\rm BN}$ = $V_{\rm CN}$ = 70 volts. Set phase shifter for 75° current lagging voltage. The relay trip current should be 3.95-4.20 amperes.
- B. Use connections for test #6 and set $V_{\rm AN}$ = $V_{\rm BN}$ = $V_{\rm CN}$ = 70 volts, and set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes.
- C. Use test connections for test #7 and set $V_{\rm AN}$ = $V_{\rm BN}$ = $V_{\rm CN}$ = 70 volts. Set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes.

If the electrical response is outside the limits a more complete series of tests outlined in the section titled "Calibration" may be performed to determine which component is faulty or out of calibration.

If it is desired to check relay respnse at some other settings use following equation for the trip value of current.

$$\begin{array}{c}
\text{I = } 3V_{LN} \\
\text{(2+p) } Z_{1}
\end{array}$$
, Where p = $\frac{Z_{0}}{Z_{1}}$

 Z_O = Zero sequence reach

Z₁ = Positive sequence reach
 (in above cases p = 3)

WARNING If testing requires trip current over 15 amp. over prolonged periods, it is recommended that a heavy short lead be connected from terminal 19 to the center tap of T_0 -socket. Also connect a jumper lead from terminal 16 to terminal 1 on the large printed circuit board for SDG-1 and SDG-3 relays and terminal 2 to terminal 4 for SDG-relay on the large printed circuit board. (Lower set of terminals rear view).

Overcurrent Unit

Check operation of the overcurrent unit by using test connection #5 of the Fig. 23. Set $V_{\rm AN}$ = 0, $V_{\rm BN}$ = $V_{\rm CN}$ = 70 volts. The .2-4.35 ohm relay should operate at .75-.83 ampere, and the 1-31.0 ohms relay should operate at .37-.420 amperes.

Indicating Contactor Switch (ICS) (SDG only)

With the SDG relay tripped, pass sufficient d-c current through the trip circuit to close the contacts of the ICS. This value of current should be not less than 1.0 ampere or greater than 1.2 amperes, for the 1 ampere ICS. The current should not be greater than the particular ICS tap setting being used for the 0.2-2.0 ampere ICS. The operation indicator target should drop freely.

The contact gap should be approximately 0.047" for the 0.2-2.0 ampere unit and 0.070" for the 1.0 ampere unit between the bridging moving contact and the adjustable stationary contacts. The bridging moving contact should touch both stationary contacts simultaneously.

ROUTINE MAINTENANCE

The relays should be inspected periodically, at such time intervals as may be dictated by experience, to insure that the relays have retained their calibration and are in proper operating condition.

"In-Service" Test (If relay is set for S=1 only)

In service testing is performed as follows:

- 1. Open relay trip circuit by opening red opening red handle switch No. 11.
- 2. Open relay voltage terminal 7.
- 3. Press white pushbutton. Pushbutton light should light.

This test checks out the operation of the magnitude comparator and output circuitry.

REPAIR CALIBRATION

Use the following procedure for calibrating the relay if the relay has been taken apart for repairs or the adjustments disturbed.

For easier access to the parts, the relay should be tested without the case.

Part A Preliminary Settings

- To set resistors loosen the adjustable band and carefully move the band to a different setting. Retighten the band so not to damage resistance wires. Set R9, R10, R11 resistors (located in front) using the following procedure:
 - a) Remove the printed circuit board (s) (PCB) in the rear of the relay.
 - b) Using a bridge type instrument, set the adjustable band next to the fixed terminal having the wire connection to measure 1600 (+ 35) ohms
 - c) Set the second adjustable band from the same fixed terminal to measure a total 6000 (+ 100) ohms.
- 2. Set R₁-R₂-R₃-R₄ potentiometers fully counter-clockwise for maximum resistance.
- 3. Set relay for S=1, M=+18 ("L" lead over "R" lead), all T=8.7, T_0 =26.1 for the 1.0-31.0 ohm relays and for the .2-4.35 ohms relay all T=1.23 and T_0 =3.69.

Part B Voltage Circuit Tests

- 1. Apply 3 phase balanced voltages as per test 1 of Fig. 23, except no current is applied.
- 2. Set V_{AN} = V_{BN} = V_{CN} = 70 volts a-c. Measure following a-c voltages:

```
From relay terminal 6 to S_A = 1 Tap 70 (±1) volts From relay terminal 6 to S_A = 2 Tap 140 (±2) volts From relay terminal 6 to S_A = 3 Tap 221 (±3) volts From relay terminal 6 to R_A lead 40.2 (±5) volts
```

Repeat the same measurements for S_{B} , S_{C} , and R_{B} , R_{C} -leads.

- 3. Disconnect R_0 -lead from M_0 =0 Tap and measure the voltage from relay terminal "4" to the R_0 -lead. It should be below 0.5 volts ac.
- 4. Apply rated d-c voltage to the relay. Check the d-c voltage across the lower set of plug-in terminals (rear view) "5" and "1" for the SDG-1, -2, -3, & -4 relays and terminals "6" and "4" for the SDG-relay. It should measure 20 (+2) volts. (Notice 250 V. d-c relay requires external resistor).
- 5. Plug in the lower and upper boards.

Part C Potentiometer Adjustments

NOTE: All potentiometers are the locked type and should be unlocked before adjustment and locked after adjustment is complete.

- 1. Set R1, R2, R3, R4, R5, R6, R7, R8 for maximum setting (counter-clockwise).
- 3. Measure the voltages with a Rectox type voltmeter across the specified terminals of the small upper terminal board located in the rear. All the following measurements are done on the small upper board. Terminal numbers refer to this board only.

R5-Adjustment

Measure the voltage across terminals 2 & 3. Adjust R5 until voltages across 4 & 2 and 4 & 3 are equal (+ .1 volt) to each other and are within 1.0 volt of voltage across 2 & 3.

R6-Adjustment

Measure the voltage across terminals 6 & 8. Adjust R6 until voltages across terminals 7 & 6 and 7 & 8 are equal (+ .1 volt) to each other and are within 1.0 volt of voltage across 6 & 8.

R-7 Adjustment

Measure the voltage across terminals 17 & 18. Adjust R7 until voltages across terminals 15 & 18 and 15 & 17 are equal (+ 0.1 volt) to each other and are within 1.0 volt of voltage across 17 & 18.

R8-Adjustment

Reduce $V_{\rm AN}$ to zero and measure the voltage across terminals 11 & 12. Adjust R8 until voltages across terminals 14 & 11 and 14 & 12 are equal (+ 0.1 volt) to each other and are within 1.0 volt of voltage across 11 & 12.

Disconnect all L-leads.

Maximum Torque Angle Adjustment

R-1 Adjustment

For the 1.0-31.0 ohm relay use the # l test connection of Fig. 23. Apply 5.5 amp. a-c current to the relay. Set $V_{\rm AN}$ = 10 volts and $V_{\rm BN}$ = $V_{\rm CN}$ = 70 volts. Set the phase shifter for 75° current lagging voltage.

For .20-4.35 ohm relay use the same procedure as above except set the current for 11 amp. and $V_{\rm AN}$ = 3.0 volts.

Insert an a-c voltmeter of 0-3 volts range between relay terminal #6 and the upper MA tap marked ".06". Adjust Rl-potentiometer for a minimum ("null"-reading) and lock Rl in place.

R2-Adjustment

Use #2 test connections of Fig. 23. Set $V_{\rm BN}$ = 10 volts and $V_{\rm AN}$ = $V_{\rm CN}$ = 70 volts. Set $I_{\rm B}$ =5.5 amps. 75° lagging $V_{\rm BN}$. (Modify voltage and current settings for the .2-4.35 ohm relay as above). Measure the voltage between relay terminal #6 and the upper $M_{\rm B}$ tap marked ".06". Adjust R2-potentiometer for a minimum ("null"-reading) and lock R2 in place.

R3-Adjustment

Use the #3 test connections of Fig. 23. Set $V_{\rm CN}$ = 10 volts and $V_{\rm AN}$ = $V_{\rm BN}$ = 70 volts. $I_{\rm C}$ =5.5 amp. 75° lagging $V_{\rm CN}$. (Modify voltage and current for the .2-4.35 ohm relay as above).

Measure the voltage between relay terminal #6 and the upper M_C-Tap marked ".06". Adjust R3-potentiometer for a minimum ("null"-reading) and lock R3 in place.

R4-Adjustments

Use the #4 test connections of Fig. 23. Connect all "L"-leads back. Set $V_{\rm CN}$ =0 and $V_{\rm AN}$ = $V_{\rm BN}$ = 70 volts. Set $I_{\rm C}$ = 5.5 amp. 75° lagging $V_{\rm CN}$. (For the .2 to 4.35 relay set $V_{\rm CN}$ =0 and $V_{\rm BN}$ = $V_{\rm AN}$ = 30 volt. $I_{\rm C}$ =8 amperes). Measure the voltage between $R_{\rm O}$ and the lowest $M_{\rm O}$ -tap marked "O". Adjust the R-4 potentiometer for minimum voltage ("null"-reading) and lock R4 in place.

Part D M-Taps Check

Use a Rectox type voltmeter

For 1.0-31.0 ohm relay MA-Taps - Use test connection #1 of Fig. 23. Pass 10 amp. current through the relay. The voltage should read the following:

```
1.73 (\pm .1 volts) between "0" tap and ".03" tap 7.0 (\pm .1 volts) between "0" tap and ".09" tap 10.5 (\pm .1 volts) between "0" tap and ".06" tap
```

M_B-Taps - Use test connection #2 and repeat above.

 M_C -Taps - Use test connection #3 and repeat above.

 M_{Ω} -Taps - Use test connection #4 and repeat above.

For .2-4.35 ohm relay

NOTE: Provide a jumper from terminal 19 to center tap of the T_0 tap block for the SDG, SDG-1, & -3 relays.

MA-Taps - Use test connection #1 of Fig. 23. Pass 20 amp. of current through relay. The voltage should read the following:

•50	(±	.05	volts)	between	"0"	tap	and	". 03"	tap
			volts)		"0"	tap	and	".09"	tap
3.0	(+	.1	volts)	between	"0"	tap	and	".06"	tap

 $M_{\rm B}$ -Taps - Use test connection #2 and repeat above.

Mc-Taps - Use test connection #3 and repeat above.

 M_O -Taps - Use test connection #4 and repeat above.

Part E Impedance Tests

Tripping is indicated for the SDG relay when the 25 watt lamp shown on Fig. 23 turns on and for SDG-1, -2, -3, & -4 relays when DC voltmeter indicates minimum deflection of 5 volts for balance point condition. Refer to Fig. 23 for all test connections.

For .2-4.35 ohm relay

- A Use connections for test No. 5 and set $V_{\rm AN}$ voltage = 20 volts. $V_{\rm BN}$ = $V_{\rm CN}$ = 70 volts. Set the phase shifter for 75° current lagging voltage.
- B. The relay current required to make the trip should be between 8.0-8.6 amp.
- C. Use connections for Test No. 6 and set $V_{\rm BN}$ voltage = 20 volts. $V_{\rm AN}$ = $V_{\rm BN}$ = 70 volts. Set the phase shifter as above. The SDG relay trip current should be 8-8.6 amp.
- D. Use connections for Test No. 7 and set $V_{\rm CN}$ = 20 volts. $V_{\rm AN}$ = $V_{\rm BN}$ = 70 volts. Set the phase shifter as above. The SDG relay trip current should be 8.0-8.6 amp.

For 1.0-31.0 ohm relay

- A. Use connections for test #5 and set $V_{\rm AN}$ = $V_{\rm BN}$ = $V_{\rm CN}$ = 70 volts. Set phase shifter for 75° current lagging voltage. The relay trip current should be 3.95-4.20 amperes.
- B. Use connections for test #6 and set $V_{\rm AN}$ = $V_{\rm BN}$ = $V_{\rm CN}$ = 70 volts, and set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes.
- C. Use test connections for test #7 and set $V_{\rm AN} = V_{\rm BN} = V_{\rm CN} = 70$ volts. Set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes.

If it is desired to check relay response at some other settings use following equation for the trip value of current.

$$I = \frac{3V_{LN}}{(2+p) Z_1} , \quad \text{Where } p = \frac{Z_0}{Z_1}$$

 Z_O = Zero sequence reach

Z₁ = Positive sequence reach
 (in above cases p = 3)

WARNING If testing requires trip current over 15 amp. over prolonged periods, it is recommended that a heavy short lead be connected from terminal 19 to the center tap of $T_{\rm O}$ -socket. Also connect a jumper lead from terminal 16 to terminal 1 on the large printed circuit board for SDG-1 and SDG-3 relays and terminal 2 to terminal 4 for SDG-relay. (Lower set of terminals rear view).

Change all the S-setting to S=3 and repeat the impedance test. Trip current for the 1.0-31.0 ohm relay should be 2.66-2.87 amp. and 1.3-1.40 amp. for the .2-4.35 ohm relay.

Overcurrent Unit

Check operation of the overcurrent unit by using test connection #5 of Fig. 23. Set $V_{\rm AN}$ = 0, $V_{\rm BN}$ = $V_{\rm CN}$ = 70 volts. The .2-4.35 ohm relay should operate at .75-.83 ampere, and the 1-31.0 ohms relay should operate at .37-.42 amperes.

Indicating Contactor Switch

With the relay tripped, pass sufficient d-c current through the trip circuit to close the contacts of ICS. This value of current should be not less than 1.0 ampere, nor greater than 1.2 amperes for the 1 ampere ICS. The current should not be greater than the particular ICS setting being used for the 0.2-2.0 amperes ICS. The operation indicator target should drop freely.

The contact gap should be approximately 0.047" for the 0.2-2.0 ampere unit and 0.070" for the 1.0 ampere unit between the bridging moving contact and the adjustable stationary contacts. The bridging moving contact should touch both stationary contacts simultaneously.

RENEWAL PARTS

Repair work can be done most satisfactorily at the factory. However, interchangeable parts can be furnished to the customers who are equipped for doing repair work. When ordering parts, always give the complete nameplate data, and component style number given in the electrical parts list.

		Westinghouse Style Number
Printed Circuit Board (SD	G,-1,-2,-3 & -4) (Fig. 26)	836A776H01
Circuit Symbol	Description <u>DIODES</u>	
Dl To D24 D37-D38-D62-D67-D70	B2N9 1N3283	837A692H04 837A692H02
	CONTACT STRIP	187A637H02
Printed Circuit Board (SDC (SDC (SDC	G) Fig. 27A) G-1 & 3) (Fig. 27B) G-2 & 4) (Fig. 27C)	870B499H01 870B499H02 870B499H03
	CAPACITORS	
C13-C14-C15	•5 MFD.	187А624Н03
	DIODES	
D54-D55	1N4385	184A855H14
	RESISTORS	
R52 (125V DC) R56 R52 (48V DC)	2.4K Ohm $-\frac{1}{4}$ W. 2.K Ohm $-\frac{1}{4}$ W. 510 Ohm $-\frac{1}{4}$ W.	836A908H72 629A531H39 836A908H56
Printed Circuit Board (SIX	G) (Fig. 28)	411C212H01
	CAPACITORS	
C5-C7 C6 C8-C10-C19-C20 C12 C9 C11	2 MFD25 MFD02 MFD. 2.2 MFD10 MFD68 MFD.	187A 6 62H07 187A624H02 187A624H09 187A508H19 187A624H01 764A278H16
	DIODES	
D40 To D49-D51-D52 D57-D58-D60-D61 D64 To D66-D87	ln4385	184A855H14
D50	M4L2053	629А370Н04

		Westinghouse Style Number
Printed Circuit Board (SDG)	(Fig. 28) (Continued)	411C212H01
Circuit Symbol	$\frac{\texttt{DIODES}}{\texttt{DIODES}}$	
D29-D30-D32 D33-D35-D36	TW120	837A692H01
D72 D26-D27 D53-D59	cer69 82n9 1n3283	188a342h06 837a692h04 837a692h02
	TUNNEL DIODES	
TD3 TD4-TD5	1N3713 1N2928	836A602H01 836A602H02
	ZENER DIODES	
Z3 Z4 Z5	1r200 1n759A 1n3805A	629A369H01 837A693H01 185A089H05
	POTENTIOMETER	
R45	$1K$ Ohm $-\frac{1}{1_{4}}W$.	629А430Н02
	RESISTORS	
R17 R18 R19 R20-R21-R46 R24 R25-R26 R28 R29-R30 R31-R37 R32-R33 R34 R36 R36 R36 R38 R65 R43 R48 R49 R35-R27 R42 R44	100 Ohm-½W. 56 Ohm-½W. 1.5K Ohm-½W. 2.7K Ohm-½W. 22K Ohm-½W. 68K Ohm-½W. 39K Ohm-½W. 47OK Ohm-½W. 1K Ohm-½W. 1.5K Ohm-½W. 1.5K Ohm-½W. 1.5K Ohm-½W. 1.6K Ohm-½W. 3.3K Ohm-½W. 3.3K Ohm-½W. 3.3K Ohm-½W. 3.3K Ohm-½W. 3.0K Ohm-½W.	629A531H08 629A531H36 629A531H42 629A531H42 629A531H76 629A531H42 629A531H70 629A531H24 629A531H32 629A531H51 836A503H49 629A531H50 629A531H38 629A531H38 629A531H44 836A503H33 629A531H67 629A371H17 1333983 1333591


		Westinghouse Style Number
Printed Circuit Board (SDG)	(Fig. 28) (Continued)	411C212H01
Circuit Symbol	Description RESISTORS	
R53 - R54 R57	2K Ohm $-\frac{1}{2}$ W. 2K Ohm -1 W.	836A503H33 187A643H34
	TRANSISTORS	
Q2-Q5-Q6 Q3-Q4-Q7 Q1-Q8	2n1132 2n336 2n697	184A638H20 184A638H06 184A638H18
	SWITCHES	
QS2 - QS3	2N886	185A517H03
	TRANSFORMER	
Tl	-	629A453H02
	TEST TERMINALS	. , ,
TPl To TP9	-	187A639H01
	CONTACT STRIP	1 37
		187A637H02
	TRANSISTOR RADIATOR	10 1403 11102
	TOTAL TOTAL TRIBUTION	2.000
		188A002H01
Printed Circuit Board (SDG-1 (SDG-2 (SDG-3 (SDG-4)	411C823H01 411C823H02 411C833H02 411C833H02
	CAPACITORS	
C5 C7-C9-C19-C20 E8 E10 E11	2 MFD10 MFD02 MFD10 MFD68 MFD. 2.2 MFD.	184A662H07 187A624H01 187A624H09 187A624H01 764A278H16 187A508H19

		Westinghouse Style Number
Printed Circuit Board (SDG-1) (Fig (SDG-2) (SDG-3) (SDG-4)	. 29) (Continued)	411C212H01
Circuit Symbol	Description DIODES	
D26-D27	B2N9	837A692H04
D40-D43 To D53- D56-D57-D59 D64 To D66-D87 To D90	1N4385	184A855H14
D72	cer69	188A342H06
D29-D30-D32 D33-D35-D36	TW120	837A692H01
D39 - D5	ln3283	837A692H02
	TUNNEL DIODES	
TD1-TD3 TD2	1N2928 1N3713	836A602H02 836A602H01
	ZENER DIODES	
Z3 Z4 Z6 Z5	1n9578 1n3686b 1n3805a	186A797H06 185A212H06 185A089H05
	POTENTIOMETERS	
R48	ıĸ	629A430H02
	RESISTORS	
R57 R17 R18 R30-R65 R22-R26 R23 R24 R19 R28-R37-R38 R31-R32-R51	2K Ohm-lW. 100 Ohm-lW. 56 Ohm-lW. 4.7K Ohm-lW. 22K Ohm-lW. 27K Ohm-lW. 4.7K Ohm-lW. 1.5K Ohm-lW. 1.5K Ohm-lW. 2.7K Ohm-lW. 2.7K Ohm-lW.	187A643H34 629A531H08 629A531H02 629A531H48 629A531H64 629A531H48 629A531H48 629A531H36 629A531H32 629A531H42

		Westinghouse Style Number
Printed Circuit Board	(SDG-1) (Fig. 29) (Continued) (SDG-2) (SDG-3) (SDG-4)	411C212H01
Circuit Symbol	Description RESISTORS	
R33-R34 R35-R36 R39 R21-R40 R41 R42 R43 R44 R46 R47 R49 R50 R54-R66 R55 R58-R59	68K Ohm-\frac{1}{2}W. 39K Ohm-\frac{1}{2}W. 6.2K Ohm-\frac{1}{2}W. 30K Ohm-\frac{1}{2}W. 1.5K Ohm-\frac{1}{2}W. 1.5K Ohm-\frac{1}{2}W. 10K Ohm-\frac{1}{2}W. 2K Ohm-\frac{1}{2}W. 1.8K Ohm-\frac{1}{2}W. 3.3K Ohm-\frac{1}{2}W. 1.1K 5.6K Ohm-\frac{1}{2}W. 2K Ohm 2K Ohm-\frac{1}{2}W. TRANSISTORS	629A531H76 629A531H70 629A531H51 629A531H67 836A503H30 629A531H24 836A503H49 836A503H33 629A531H17 629A531H38 629A531H44 1333983 629A531H50 1333591 836A503H33
Q1-Q5-Q7-Q13 Q2-Q6-Q10-Q11 Q8-Q9-Q12 Q3	2N697 2N1132 2N336 2N3391	184A638H18 184A638H20 184A638H06 848A851H01
QS1 QS2 - QS3	SWITCHES 2N1881 2N886 TEST TERMINALS	184a640n08 185a517n03
TPl To TPl2	CONTACT STRIP	187A639H01
	TRANSISTOR RADIATOR	187A637H02
		1884002H01


INDEX TO FIGURES

FIG. NO.	<u>P</u>	PAGE NO.
1	Type SDG-1 Relay without Case (Front View)	33
$\overline{2}$	Type SDG-1 Relay without Case (Rear View)	34
3	Type SDG-1 Relay without Case (Side View)	35
4	Internal Schematic of the Type SDG Relay in FT-42 Case	36
5	Detailed Internal Schematic of SDG Relay	37-38
6	Internal Schematic of the Type SDG-1 Relay in FT-42 Case	39
7	Internal Schematic of the Type SDG-2 Relay in FT-42 Case	39
8	Internal Schematic of the Type SDG-3 Relay in FT-42 Case	40
9	Internal Schematic of the Type SDG-4 Relay in FT-42 Case	40
10	Detailed Internal Schematic of the SDG-1, 2, 3, & 4Relays	41-42
11	Compensator Construction	43
12	Definition of Terms	43
13	Fault Resistance	43
14	Relay Voltages for A-to-Ground Faults at Selected Points	44
15	Magnitude Comparator Circuit	44
16	Triggering Circuit	45
17	Zero Sequence Current Detector Circuit	45
18	Frequency Verifier Circuit	46
19	Output Circuit of the SDG Relay	46
20	Push Button "In Service Check" in the SDG Relay	46
21	Typical Operating Time Curves of the Type SDG-Line Relay-	- 47
22	External Connections for the SDG Relay	- 48
23	Test Connections for the SDG Line Relays	- 49
24	Impedance Circles for the SDG Line Relays	- 50
2 5	Impedance Curve for the SDG Line Relays	51
26	Printed Circuit Board Assembly for SDG, SDG-1, 2, 3, & 4	F.4
	Relays	51
27	Printed Circuit Board Assembly for SDG, SDG-1, 2, 3, & 4	51
	Relays	
2 8	Printed Circuit Board Assembly for SDG Relay	52 52
29	Printed Circuit Board Assembly for SDG-1 Relay	32
30	Outline and Drilling Plan for the Type SDG Line Relays in an FT-42 Case	53
31	Outline and Drilling Plan for the Type IK Transformer	- 57
32	Type IK Transformer	- 58
33	Zero-Sequence Currents for Zone 1 Balance-Point Fault	
	with Mutual Coupling	- 59
34	Zero-Sequence Currents for Adjacent-Line Faults with	
	Mutual Coupling	- 60
35	Type SCC Relay Operation	61



N365457

Fig. 1 Type SDG-1 Relay without Case (Front View)



N365456

 Fig_{\bullet} 2 Type SDG-1 Relay without Case (Rear View)




Fig. 3 Type SDG-1 Relay without Case (Side View).




Fig. 4 Internal Schematic of the Type SDG Relay in FT-42 Case




Fig. 5 Detailed Interna






Fig. 8 Internal Schematic of the Type SDG-3 Relay in FT-42 Case

Fig. 9 Internal Schematic of the Type SDG-4 Relay in FT-42 Case



l Schematic of SDG Relay






Fig. 6 Internal Schematic of the Type SDG-1 Relay in FT-42 Case

Fig. 7 Internal Schematic of the Type SDG-2 Relay in FT-42 Case




Fig. 10 Detailed Internal Schem




Fig. 14 Relay Voltages for A-to-Ground Faults at Selected Points





Fig. 15 Magnitude Comparator Circuit



atic of the SDG-1, 2, 3, & 4 Relays




Fig. 11 Compensator Construction




Fig. 12 Definition of Terms




Fig. 13 Fault Resistance




Fig. 16 Triggering Circuit




Fig. 17 Zero Sequence Current Detector Circuit




Fig. 18 Frequency Verifier Circuit




Fig. 19 Output Circuit of the SDG Relay




Fig. 20 Push Button "In Service Check" in the SDG Relay




Fig. 21 Typical Operating Time Curves of the Type SDG-Line Relays





Fig. 22 External Connections for the SDG Relay








Fig. 24 Impedance Circles for the SDG Relays




Fig. 25 Impedance Curves for the SDG Line Relays




Fig. 26 Printed Circuit Board Assembly for SDG, SDG-1,2,3 & 4 Relays




Fig. 27 Printed Circuit Board Assembly for SDG, SDG-1,2,3 & 4 Relays




Fig. 28 Printed Circuit Board Assembly for SDG Relay




Fig. 29 Printed Circuit Board Assembly for SDG-1 Relay




Fig. 30 Outline and Drilling Plan for the Type SDG Line Relays in an FT-42 Case

APPENDIX I

MUTUAL IMPEDANCE EFFECT

Where mutual compensation is desired, a type IK auxiliary current transformer (Fig. 32) maybe used with a step down current ratio of $\frac{|Z_{OM}|}{|Z_{OL}|} = c^1 \frac{|Z_{OM}|}{|Z_{OL}|}$

sequence mutual impedance and $Z_{\rm OL}$ is the zero sequence self impedance of the line. Zone 1 maybe set to cover 85% of the line.

The "parallel line" leads on the IK-transformer are set for factor ${\tt C}^{\tt l}$, as defined above. These leads are set so that the difference between the taps is nearest to the desired ${\tt C}^{\tt l}$ -value.

The external terminals of the IK-transformer numbered 3 and 4 are connected across the SDG-relay terminals 19 and 18 as shown in the external schematic figure 22. The external terminals 5 and 6 are connected in series with the residual CT circuit of the parallel line.

The IK transformer is set as outlined below. Before the proper tap settings are made, the cover of the transformer should be completely open. Complete opening of the cover assures continuity in the residual current transformer circuits and isolates the IK transformer windings from the residual circuits.

The taps are set so that difference between the two taps is equal to the desired setting of C^1 . For instance, C^1 setting equal to 8, is set as follows:

Connect leads coming out of opening marked parallel line Fig. 32 to the terminals marked "Cl". Black lead (which is of the same polarity as the plus marked external terminal) is connected to terminal marked ".2" and the white lead to the terminal marked "l.0". The difference between the two taps 1.0 - .2 = .8, is the desired "Cl" setting. Physically, this is done as follows:

Remove the top nut from the desired terminal, place the lug of the proper lead on the terminal and replace the locking nut. Make sure that nut holds the lug snugly against the terminal to avoid the possibility of developing a loose or high resistance connection.

The leads coming out of opening marked "protective relay" and "protected line" are connected to the terminals "O" and "l.O" in the row marked "C" observing the same polarity marking as above. This connection is the same for all "Cl" values less or equal to 1.

After the setting is completed the cover should be closed to restore the connection between the transformer winding and the external terminals.

General Considerations

In considering mutual zero-sequence impedance effects it is well to consider that the mutual impedance works to reduce fault-current level when the currents flow in the same direction in the coupled lines. The converse is true when the currents flow in opposite directions. For example, in Fig. 33(a), the currents are flowing in the same direction from the left, causing the relay at A to underreach. If, however, $|Z_{OU}| >> |Z_{OU}|$ then for a balance point fault (e.g. 85% from A to B), the

current I_{OM} reverses as in Fig. 24(b). Here the fault current K_OI_O is larger than for a similar situation except with Z_{OM} = 0; so a relay set for 85% of the line actually reaches farther due to mutual effects assuming no mutual compensation. Of course, as the fault moves closer to B, a point is reached where I_{OM} reverses, so that relay A will never overreach to see a bus fault at B.

If mutual compensation is used in Fig. 33(b) for relay A, it will have the harmful effect of reducing the operating current and hence the reach. We see then, that mutual compensation eliminates the effect of mutual impedance if, and only if, both $\rm K_{O}I_{O}$ & $\rm I_{OM}$ are flowing from the local bus into the lines.

For the usual case of Fig. 33(a) mutual compensation may be used to maintain zone l reach at 85% of the line regardless of whether the adjacent line is in or not. Without compensation, if the relay is set for 85% of the zero-sequence self-impedance, it will cover at least 70% (but less than 85% except for the Fig. 33(b) case) of the line with the adjacent line closed. Two things work to minimize the underreach: first, as the fault moves closer to bkr. A, $I_{\rm OM}$ decreases & $K_{\rm OI}_{\rm O}$ increases; secondly, as the fault moves within the balance point, the restraint voltages are overcompensated, reducing the restraint. The amount of underreach varies with system impedances, but one can expect to cover at least 70% of the line, with an 85% nominal setting.

Mutual compensation of zone 2 is of more value: 1) Since I_{OM} is flowing in the same direction as K_OI_O for the entire length for end-zone faults, and 2) we need to make sure of 100% protected-line coverage.

We have already seen in Fig. 33(b) that mutual compensation is not always efficacious; we must also consider the adjacent-line faults of Fig. 34. In Fig. 34(a) we can be greatly overcompensated so that relay A operates due to the compensation current I_{OM} ($\frac{Z_{OM}}{Z_{OL}}$). The SCC relay will minimize the possibility of

SDG-line overreach for the case in Fig. 34(b).

In Fig. 34(c) bkr. C is open so that the same conditions exist for relay A whether or not mutual compensation is used. In this case, adjacent line current flows in the opposite direction to that of K_0I_0 for the entire length. The zone-l-relay phase compensation at bkr. A is less than half of the proper amount to reach the fault, but the ground compensation may be in excess of the apparent zero-sequence impedance to the fault. The worst case occurs when there is no current source at U. Fortunately, zone l at A cannot overreach; however, zone 2 at A can see this fault if source U is weak, necessitating more time delay to coordinate with zone 2 time at D.

Note in both Fig. 34(b) & (c) that the system condition which can cause trouble with relays A & C is a poor source at U. This is also the condition yielding the greatest zone 1 underreach for protected line faults.

As mentioned earlier we can get at least 70% zone 1 coverage without mutual compensation. The advantages of tolerating a reduced reach with the parallel line in service (vs. 85% coverage with mutual compensation) are:

- 1) Type SCC current comparer not required.
- 2) No overreach tendencies for adjacent line faults (Fig. 34(b))

3) Simplified current circuit (where we have zone 1 only).

Zone 2 should definitely be mutually compensated unless the mutual impedance effects are negligible. The SCC current comparer need not be applied for zone 2 supervision even though the zone 2 relay at A will operate for close-in faults (Fig. 34(a) since bkr. C is opened at high speed. In rare cases, after bkr. C opens (Fig. 34(c), zone 2 at A will remain operated (poor source at U), requiring time coordination with zone 2 at D.

Type SCC Current Comparer

The SCC relay prevents the SDG relay types from tripping for close-in adjacent line faults, where the mutual compensating current may reach many times the protected line current, as in Fig. 35(a). It is a static magnitude-comparison circuit. It operates on protected line current $K_{0}I_{0}$ and restrains on 0.4 $K_{0}I_{0}$ - $\frac{dI_{0m}}{dI_{0m}}$ = 0.4 $K_{0}I_{0}$ - $\frac{Z_{0M}}{Z_{0L}}$. That is, it restrains on the difference between

the protected line current and the mutual compensation current.

Fig. 35 illustrates the SCC relay operation for various conditions. It is in balance in Fig. 35(b). In Figs. 35(c), (d) & (e) it operates to permit distance relay trip.




Fig. 31 Outline and Drilling Plan for the Type IK Transformer



Fig. 32 Type IK Transformer




Fig. 33 Zero-Sequency Currents for Zone 1 Balance-Point Fault with Mutual Coupling




Fig. 34 Zero-Sequence Currents for Adjacent-Line Faults with Mutual Coupling




Fig. 35 Type SCC Relay Operation

*			
			. The state of

}			
No.			
May.			



WESTINGHOUSE ELECTRIC CORPORATION RELAY-INSTRUMENT DIVISION NEWARK, N. J.



INSTALLATION . OPERATION . MAINTENANCE

INSTRUCTIONS

TYPE SDG LINE GROUND-DISTANCE RELAY

APPLICATION

These instructions cover the five basic types listed in Table I. This line of relays provides single-zone ground-distance protection. The relay reaches the preset amount for single-line-to-ground faults and as much as 20% less for double-line-to-ground faults.

TABLE I

Phase to)	
Relay		Veri-	Phase Desen- sitizer	Output	Application
SDG	X	X	X	Thyristor	Zone 1
SDG-1	X	X	X	Transistor	Zone 1 or Pilot Trip (Note 1)
SDG-2	_	X	X	Transistor	(Note 1)
SDG-3	X	_	-	Transistor	Timed Trip
SDG-4	_	_	_	Transistor	Blocking Start

NOTE 1: Also suitable for timed trip.

The potential supply must be wye-grounded. The broken delta potential connection is provided inside the relay.

As shown in Table I the SDG is equipped with a thyristor trip output; use this type where a single-zone is needed in conjunction with an otherwise electromechanical system. For all-static-systems use the transistor output types, utilizing the thyristor trips in the type SRU output package.

The frequency-verifier circuit should be utilized for all high-speed trip applications to avoid undesired trips due to high-frequency transients. This circuit is not needed for timed trips (e.g. zone 2), but the SDG-1 or SDG-2 may be utilized instead of the SDG-3 in the interests of standardization.

Relays with ${\rm I}_{\rm O}$ current detector are used to prevent tripping due to potential circuit trouble; the

SDG-2 requires SI or SI-1 current-detector supervision.

The phase-phase desensitizer is used to eliminate a possible 15% overreach on two-line-to-ground faults. This circuit is needed for zone 1 applications where the relay reaches 85% towards the far bus.

A type IK auxiliary current transformer may be used to compensate for zero-sequence mutual induction. Otherwise, this transformer is not needed. For the case of two parallel two-terminal lines and an 85% self impedance relay, zone 1 will reach at least 70% to the far end; accordingly, there is not much gain in mutual compensation of zone 1. However, zone 2 may be mutually compensated since its reach is affected more than zone 1. Where zone 1 is mutually compensated, a type SCC current-comparer relay is required to supervise distance relay tripping. See Appendix 1 for details.

FUNDAMENTALS OF DISTANCE MEASUREMENT ON GROUND FAULTS

The SDG distance relay operates on both single and double line-to-ground faults. In either case, neglecting fault resistance, the faulted phase-to-ground voltages(s) at the relay consists of the line drop:

$$\begin{split} v_{LG} &= \text{Faulted phase-to-ground relay voltage} \\ &= \kappa_1 I_1 n Z_{1L} + \kappa_2 I_2 n Z_{1L} + \kappa_0 I_0 n Z_{0L} + \\ &\quad I_{0E} n Z_{0M} \end{split} \tag{1}$$

Where K_1 , K_2 , K_0 are current distribution factors for the pos., neg., and zero sequence networks, respectively

 I_1 , I_2 , I_0 are the pos., neg., and zero sequence currents in the fault.

 ${\rm nZ}_{1L},\ {\rm nZ}_{0L}$ are the pos. and zero sequence line impedances to the <code>fault</code>

 $I_{
m 0E}$ is the adjacent line zero sequence current.

Z_{0M} zero sequence mutual impedance.

See Fig. 12 for further definition of terms. For an A to ground fault eq. (1) would be written in terms of the phase A quantities.

$$V_{AG} = K_1 I_{A1} n Z_{1L} + K_2 I_{A2} n Z_{1L} + I_{0E} n Z_{0M}$$
 (2)

Eq. (2) also applies for an AB to ground fault; an additional expression applies for the phase B quantities for an AB to ground fault.

Hence, a distance ground relay made to respond to single phase-to-ground faults will also respond in the same way to double line-to-ground faults. This is true except for the effect of ground resistance, RG. The different nature of these effects can be sensed from Fig. 13. In Fig. 13 the ground current 310 flowing through RG is essentially in phase with the total faulted phase current. This is so, since $I_{A1} = I_{A2} = I_0$. This is not true for a 2L-G fault. The current 3Io is out of phase with K1IA1 and K₂I_{A2} (also out of phase with K₁I_{B1} and K₂I_{B2}). As a result the drop across RG produces an apparent reactance term to the distance relay, causing it to under-reach on one phase and over-reach on the other faulted phase. The SDG relay contains a desensitizer circuit to prevent over-reach on 2L-G faults, by reducing the reach of the relay.

$$V_{XN} = (V_{A1} + V_{A2}) - Z_C(K_A I_{A1} + K_2 I_{A2})$$
 (3)

$$v_{YN} = (v_{B1} + v_{B2}) - z_C(\kappa_1 I_{B1} + \kappa_2 I_{B2}) \quad (4)$$

$$V_{ZN} = (V_{C1} + V_{C2}) - Z_C(K_1I_{C1} + K_2I_{C2})$$
 (5)

The restraint voltages are obtained by the use of compensators with an impedance ${\rm Z}_C$, set to match the desired positive sequence line impedance reach. Only positive and negative sequence voltages appear in eq. (3) to (5). The zero sequence voltage is filtered out by not grounding the neutral of the set of Y-connected auxiliary transformers $({\rm T}_{A2}, {\rm T}_{B2}$ and ${\rm T}_{C2})$ which are used to feed the restraint portion of the magnitude comparison circuit. These same connections render the zero sequence current flowing in the phase compensators ineffective. So the restraint voltages duplicate the delta voltage conditions at the fault when the fault is ${\rm Z}_C$ ohms from the relay (i.e. at the balance point). Zero

sequence quantities are not required to duplicate the system voltage triangle at the balance point since zero sequence voltage cancels out of the line to line voltages.

The operating voltage is:

$$V_{W0} = V_0 - \frac{Z_{0L}}{Z_{1L}} \times Z_C (K_0 I_0 + I_{0E} \frac{Z_{0M}}{Z_{0L}})$$
 (6)

Here $\rm V_0$ is the relay zero sequence voltage: it is compensated by using a compensator impedance $\rm Z_{\rm 0L}$ $\rm Z_{\rm C},$ representing the zero sequence line im- $\rm Z_{\rm 1L}$

pedance to the desired balance point. For mutual coupled lines this compensator can be fed with not only the protected line current but also with a portion of the mutual current I_{0E} (See Fig. 12). The operating voltage V_{W0} duplicates the system zero sequence voltage for a fault at the balance point.

Since the faulted phase-to-ground voltage is zero at the fault (neglecting fault resistance), the operating and faulted phase restraint voltage will be equal for a balance point fault. This can be seen by manipulating the fault voltage expression, remembering that the relay compensated voltages are a replica of the fault-point voltages:

V_{LGF} = Faulted phase to ground voltage at fault

$$= V_{1F} + V_{2F} + V_{0F} = 0 \tag{7}$$

$$V_{1F} + V_{2F} = -V_{0F}$$
 (8)

$$\left| \mathbf{V}_{1F} + \mathbf{V}_{2F} \right| = \left| \mathbf{V}_{0F} \right| \tag{9}$$

Eq. (9) states that the magnitude of the sum of the pos. and neg. sequence voltage equals the magnitude of the zero sequence voltage at the fault. This holds regardless of how many phases are grounded. Eq. (9) is the keystone of the SDG system.

This balance point condition is shown in Fig. 14 for an A-G fault. The bus voltages ($V_{A1} + V_{A2}$) and V_0 are shown along with the compensator voltages, which modify the bus voltages to produce restraint voltage V_{XN} and operating voltage V_{WO} .

For this condition $V_{\rm YN}$ and $V_{\rm ZN}$ are also produced but these will be larger in magnitude since these are derived from the sound phases. Since these voltages exceed $V_{\rm XN}$, they are irrelevant.

In Fig. 14 for a fault beyond the balance point, $V_{\rm XN}$ exceeds $V_{\rm WO}$; the reverse is true for the fault within the balance point. Note that for all these faults in the trip direction that the phase compensation acts to reduce the bus positive and negative sequence voltages; whereas, the zero sequence compensation is added to V_0 . The reverse is true for a fault behind the relay. For this reason the SDG is inherently directional.

One other aspect of Fig. 14 bears amplification. Note for the fault within the balance point that the phase compensation is almost enough to reverse $V_{\rm XN}$ polarity. It is possible for such a reversal to occur, and it is possible if very little zero sequence flows for the phase compensation to overtake the operating voltage and restrain the relay. Thus, the relay may fail to see a close-in fault if the zero sequence current is quite small. Any time this extreme occurs the phase distance relay will operate. The phase-distance relay will clear the fault when

$$z_1 > \frac{v_0/I_0}{\kappa_1 + \kappa_2 + \mathfrak{p} \kappa_0}$$

where Z_1 is positive-sequence relay reach

 v_0 = zero sequence bus voltage for close-in

 $I_0 = \text{total zero-sequence fault current for close-}$

K₁, K₂, K₀ pos., neg. & zero-sequence currentdistribution factors for close-in fault.

CONSTRUCTION AND OPERATION

The type SDG relay consists of: four air gap transformers, three auto-transformers for reach adjustment, four phase splitter-transformers, one isolating transformer which couples the zero sequence network a-c output to the static frequency verifier circuit, one zero sequence current-to-voltage transformer, four phase-splitter and rectifier networks, a double line-to-ground fault desensitizer, one voltage regulating zener diode, a thyristor for the tripping function (if used), and printed circuit assemblies.

The large printed circuit assembly contains a magnitude comparator, frequency check circuit, the

trigger circuit for the thyristor tripping unit, and the zero sequence current detector.

Compensators (TA, TB, TC, TO)

The compensators, which are designated T_A , T_B , T_C and T_O are two-winding air-gap transformers. Each current winding has seven taps which terminate at the tap block. A voltage is induced in the secondary which is proportional to the primary tap and current magnitude. This proportionality is established by the cross sectional area of the laminated steel core, the length of an air gap which is located in the center of the coil, and the tightness of the laminations. All of these factors which influence the secondary voltage have been precisely set at the factory. The clamps which hold the lamination should not be disturbed by either tightening or loosening the clamp screws.

The secondary winding has a single tap which divides the winding into two sections. One section is connected subtractively in series with the relay terminal voltage. Thus a voltage which is proportional to the phase current is subtracted vectorially from the relay terminal voltage. The second section is connected to an adjustable loading resistor (R_1 , R_2 , R_3 , R_4) and provides a means of adjusting the phase angle between primary current and the induced secondary voltage. The phase angle may be set for any value between 60° and 90° by adjusting this resistor. The factory setting is for a maximum sensitivity angle of 75° current lagging voltage.

A tertiary winding M has four taps which may be connected to directly modify the T setting by any value from -18 to +18 percent in steps of 3 percent. The sign of M is negative when the R lead is above the L lead. M is positive when L is in a tap location which is above the tap location of the R lead. The M setting is determined by the sum of per unit values between the R and L lead. The actual per unit values which appear on the tap plate between taps are 0, 0.03, .09 and .06.

Auto-Transformer (TA1, TB1, TC1)

The auto-transformers T_{A1} , T_{B1} , T_{C1} have three taps on their main winding S which are numbered 1, 2 and 3 on the tap block.

The three secondary windings of the autotransformers are connected in a "broken delta", thus serving as a source of zero sequence voltage for the operating circuit. The primary to secondary turn ratio is 3:1, thus producing the proper zero sequence voltage magnitude as required by the theory of relay operation. Using S=2 or S=3 settings reduces zero sequence voltage in the same proportion as the line-to-neutral voltages.

The auto-transformer makes it possible to expand the basic range of T ohms by a multiplier of S.

Phase-Splitter Transformer (TA2, TB2, TC2, TO2)

The phase splitter transformer provides isolation between the a-c analog network and the magnitude comparer circuitry located on the printed circuit board, and couples the restraint and operating outputs to the phase splitter network. The tap connection on the secondary winding serves as part of the phase splitting circuit that converts a single-phase input into a three-phase output, thus minimizing the ripple of the rectified output.

Isolating Transformer (IO)

The isolating transformer I_O serves two purposes: First it isolates the a-c circuit from the d-c circuit, and second, it produces a secondary voltage in the presence of zero sequence current.

Isolating Transformer (TFV)

The isolating transformer T_{FV} serves two purposes: First, it isolates the a-c circuit from the d-c circuit and second, it steps up the clipped a-c signal to make the frequency check circuit sensitive to low level input signals.

Double Line-to-Ground Fault Desensitizer

The double line-to-ground fault desensitizer in Figs. 5 & 10 consists of the three networks. Each network consists of a resistor and a minimum voltage network. In this network the largest restraint voltage is blocked by a combination of two restraining voltages. If any two restraining voltages become smaller than the third restraint voltage, transistors Q17 and Q18 are turned on the prevent Q1 and Q2 transistors from turning on. When operating voltage becomes larger than the highest restraint the relay is allowed to trip. The desensitizer effect is limited to S=1 setting only and is not effective on the S=2 or S=3 setting. If S=2 or S=3 setting is used for zone 1 the setting should be reduced to 75% of the protected line to avoid overreach on double-line-toground faults.

Magnitude Comparator Circuit (Fig. 15)

The magnitude comparator circuit consists of a minimum voltage network of the voltage balance type in which operating current is caused to flow through a current detector whenever one of the phase restraint voltages becomes smaller than the operating voltage.

Resistors (R9, R10, R11) provide a return path for the operating current.

The current detector consists of a tunnel-diode TD1 and a transistor G1 When the tunnel diode is switched to the high voltage state, the transistor is turned on. The use of the tunnel diode secures a sharp turn on characteristic for the triggering network.

When transistor Q1 is turned on it in turn switches transistor Q2 on, when transistor Q2 is "on" the collector voltage is raised to high positive voltage that starts the operation of the triggering circuit.

Triggering Circuit for SDG Relay (Fig. 16)

The triggering circuit consists of a four-layer diode D50, resistor R28, diode D51, and pulse transformer TR-1. When G2 transistor is turned on capacitor C6 starts charging to the breakdown voltage of the four layer diode D50.

After breakdown of D50, capacitor C6 discharges through the primary of the TR-1 transformer thus producing a gating impulse that fires the output thyristor QS1 Diode D49 provides a quick discharge of C6 after Q2 is turned off through R24. Diode D51 protects D50 from reverse polarity. The triggering circuit is supervised by the residual overcurrent unit and frequency verifier circuit through diodes D52 and D60. D52 diode bypasses the charging capacitor C6 during the 4 ms. period the frequency verifier output is held at ground potential. D60 performs the same function in the absence of residual current.

Zero Sequence Current Detector (Fig. 17)

To prevent operation of the magnitude comparator during a blown potential fuse or similar condition a zero sequence current detector supervises the operation of the triggering network by preventing capacitor C6 in the triggering circuit from charging, keeping the point "P" at negative potential through the diode D60.

The detector employs a tunnel diode (TD3) as a level detector. The tunnel diode is biased through resistor R45 to the high voltage state so that enough voltage is maintained across the base-to-emitter junction of Q8 transistor to keep it conducting.

In the presence of the residual current a current derived negative voltage through transformer I_0 appears across resistor R41, switching TD3 to the low voltage state, thus turning transistor Q8 off and raising its collector to the positive DC voltage supply level, blocking D60 from discharging the C6 capacitor.

Frequency Verification (Fig. 18)

During certain switching conditions, such as energization of a transmission line, residual currents and voltages may exist of higher frequencies than 60 cycles per second. The frequency verifier prevents relay operation when the operating voltage period is less than 4.3 ms. The frequency verification circuit consists of two functional parts: zerocrossing and commutator circuits. The zero-crossing circuit consists of transistors Q3, Q4, Q5, and Q6. The zero-crossing circuit is used to allow operation in the presence of higher frequencies of small magnitude superimposed on a fundamental of 60 cps. During the positive or negative half cycles of the operating voltage V_{WO} , G3 or G4 transistors are driven into saturation by the output of the T_{FV} transformer. Transistors Q5 or Q6 conduct until capacitors C8 or C10 respectively are fully charged. While either capacitor charges, a voltage output in the form of very narrow pulse is developed across R32 & R33 resistors during the start of each half cycle. This pulse triggers QS2 control switch. When transistors Q3 or Q4 are not conducting, C8 and C10 capacitors discharge respectively through D45 or D44 and the parallel combination of R26 and R30 or R25 and R29.

While GS2 is "on" its anode is only about 0.7 volt above negative, thus preventing capacitor C6 in the triggering circuit from charging for 4.3 milliseconds. The time delay of 4.3 milliseconds is controlled by the resistor R38, the capacitor C11 and the reference Zener diode Z4. After 4.3 milliseconds of delay the control switch GS3 fires applying the voltage of capacitor C9 across GS2, turning it off. This raises the potential of the GS2 anode, leaving the triggering circuit free to operate. After the next zero crossing pulse, GS2 switch is turned on again, the GS3 switch is turned off by capacitor C9. Charge and commutator action is repeated all

over again. Transistor $\mbox{\ensuremath{\mathsf{Q}}} 7$ when turned on by the same voltage that fires the gate of $\mbox{\ensuremath{\mathsf{Q}}} 82$, discharges timing capacitor C11, thus starting the timing cycle with close to zero charge on the capacitor. If the period of the $\mbox{\ensuremath{\mathsf{V}}}_{WO}$ voltage is less than 4.3 ms. the $\mbox{\ensuremath{\mathsf{Q}}} 7$ transistor discharges the timing capacitor thus preventing the turning off of $\mbox{\ensuremath{\mathsf{Q}}} 83$ switch. This keeps $\mbox{\ensuremath{\mathsf{Q}}} 82$ switch on to prevent operation of the triggering circuit. Capacitors C19 and C20 serve as coupling capacitors to start transient blocking whenever $\mbox{\ensuremath{\mathsf{Q}}} 1$ operates, this prevents tripping if $\mbox{\ensuremath{\mathsf{V}}}_{WO}$ — voltage stays at operating level for less than 4 msec.

Output Circuit (Fig. 19)

The output circuit or SDG relay consists of the secondary of the pulse transformer TR-1, diode D46, capacitor C7, resistor R31, and Zener diode Z3. The output of the SDG relay is a thyristor which is gated into conduction by a pulse transformer. The transformer is pulsed as described under "Triggering Circuit Operation". Zener diode Z3, resistor R31 and capacitor C7 form a network protecting the thyristor unit from voltage surges coming through the d-c supply. The function of diode D46 is to short out negative pulses coming from the TR-1 pulse transformer.

In the SDG-1, -2, -3, & -4 relays the output circuitry consists of transistors Q3, Q5, & Q6 and other associated components.

Upon the operation of the Q2-transistor in the magnitude comparator circuit, transistor Q3 is driven into conduction by the positive voltage developed across resistor R22. Transistor Q3, in turn, shunts the base drive current of transistor Q5, to turn Q5 off. At the same time the turned on Q3-transistor provides a base current path to transistor Q6 turning it on. An output voltage consequently is developed through transistor Q6, resistor R28, across Q5 and appears at relay terminal 11. In absence of the output from the magnitude and parator circuit the Q5 transistor is biased to conduct through resistor R24 and no output appears at relay terminal 11.

Q7 and QS1 form the pushbutton light circuit that operates an indicating light during a pushbutton check-out procedure.

Pushbutton Check Circuit (Fig. 20)

The pushbutton check circuit is used for inservice operational check-out of the output thyristor.

Depressing the pushbutton provides an internal d-c supply to the thyristor switch and operates the overcurrent circuit. This action must be preceded by the opening of the relay trip circuit (red handle) and relay voltage switch (7). The opening of the voltage switch produces operating voltage conditions in the magnitude comparator that gates the thyristor switch. Operation of the thyristor switch is indicated by the lighting of the bulb built into the pushbutton. A similar circuit is provided in the SDG-1, -2, -3, & -4 relays (See Fig. 10).

CHARACTERISTICS

Distance Characteristics

Fig. 24 shows the relay characteristic in the complex plane is Z = nZ_{1L} + $\frac{3R_G}{F}$ for single line to ground faults where factor $F = K_1 + K_2 + pK_0$, where K_1 , K_2 , K_0 are positive, negative and zero sequence current distribution factors and p = ratio of zero sequence to positive sequence line impedance. Impedance nZ_{IL} is the positive-sequence line impedance from the relay to the fault. The apparent impedance Z must fall within the characteristic shown in Fig. 24 in order to operate. The R-X characteristic is a composite of three circles whose centers are A, B, and C in Fig. 24A. The circle whose center is A is produced from the comparison of faulted phase restraint and operating voltage for a single-line-to-ground fault; whereas the "B" and "C" circles result from sound-phase restraint comparison with operating voltage. Note that part (A) of Fig. 24 applies for the case of a low source impedance vs line impedance; parts (B) and (C) represent increasing amounts of source impedance, or conversely shorter line lengths. The solid-line characteristic is based on current distribution factors for a balance point fault with all breakers closed. As the fault moves toward the relay these distribution factors increase, with the relay approaching the dashed-line characteristic. In the case of Fig. 24C, the dashed-line characteristic is not shown, as it essentially coincides with the solid-line characteristic. Regardless of system conditions, the relay reaches $\mathbf{Z}_{\mathbf{C}}$ positive-sequence ohms for a fault at the compensator angle. The fact that the circle diameter expands with increasing source impedance is beneficial, since this provides increased fault resistance accommodation for the shorter line applications. By this we mean that it takes a greater $\frac{3R_G}{K_1+K_2+pK_0}$ component to yield a Z phasor which is outside the operate zone. In

Fig. 24C only the faulted phase characteristic is shown, since the other two fall well out of the first quadrant.

One might conclude from Fig. 24 that the relay is not directional since its characteristic includes the origin. This conclusion would be erroneous, since the characteristic equations assume faults in the trip direction per Fig. 14 and do not apply for reversed faults. The relay is directional. In Fig. 24 the second and third quadrants are essentially theoretical since a "negative resistance" is only possible due to out-of-phase infeed. The fourth quadrant is pertinent for series capacitor applications. So we are normally only interested in the first quadrant.

General Characteristics

Impedance settings in ohms reach can be made in steps of 3 percent. The maximum sensitivity angle, which is set for 75 degrees at the factory, may be set for any value from 60 degrees to 82 degrees. A change in the maximum sensitivity angle will produce a slight change in reach for any given setting of the relay. Referring to Fig. 11, note that the compensator secondary voltage output V. is largest when V leads the primary current, I, by 90°. This 90° relationship is approached, if the compensator loading resistor is open-circuited. The effect of the loading resistor, when connected, is to produce an internal drop in the compensator, which is out-of-phase with the induced voltage, IT_A , IT_B or IT_C. Thus the net voltage, V, is phase-shifted to change the compensator maximum sensitivity angle. As a result of this phase shift the magnitude of V is reduced, as shown in Fig. 11. The tap markings are based upon a 75° compensator angle setting. If the resistors R1, R2, R3, and R4 are adjusted for some other maximum sensitivity angle the nominal reach is different than that indicated by the taps. The reach \mathbf{Z}_{θ} , varies with the maximum sensitivity angle, θ , as follows:

$$Z_{\theta} = \frac{\text{TS sin } \theta \text{ (1 + M)}}{\text{sin 75}^{\circ}}$$

TAP PLATE MARKINGS

TA, TB, TC (Positive Sequence)

For 1.0-31 Ohms range- 1.2, 1.5, 2 1, 3.0, 4.5, 6.3, 8.7 For .2-4.35 Ohms range- .87, 1.16, 1.45, 2.03, 2.9, 4.06, 5.8

For .2-4.35 Ohms range .23, .307, .383, .537, .69, .92, 1.23

To (Zero Sequence)

For 1.0-31 Ohms range- 3.60, 4.5, 6.3, 9.0, 13.5, 18.9, 26.1

For .75-20 Ohms range- 2.61, 3.48, 4.35, 6.1, 8.2, 12.2, 17.4

For . 2 4.35 Ohms range 0.69, 0.92, 1.15, 1.61, 2.07 2.76, 3.69

$$\frac{(S_A \text{ and } S_C)}{1 \quad 2 \quad 3}$$

 \pm Values between taps $\frac{(M_A \text{ and } M_C)}{.03.09.06}$

TIME CURVES AND BURDEN DATA

Operating Time

The speed of operation is shown in Fig. 21. The curves indicate the time in milliseconds required for the relay to provide an output for tripping after the occurance of a fault at any point on a line within the relay setting.

Current Circuit Rating in Amperes (All Ranges, All Settings)

Continuous - 10 Amperes

1 Second -240 Amperes

Burden

The potential burden at 69 volts varies from a maximum of 1.4 volt-amperes at S=1 setting to a minimum of 0.42 volt-amperes based on 69 volts line to neutral per phase. Current burden varies from a maximum of 4.5 volt-amperes at 5 amperes for a maximum T-setting to a minimum of 0.60 volt-amperes for a minimum T-setting. This burden applies to each phase and residual current circuit. D.C. current burden is .07 amperes at all rated voltages.

Trip Circuit Constants

1 Ampere I.C.S.

0.1 ohms d-c resistance

Thyristor (SDG Only)

The thyristor is a three-terminal semiconductor device. In the reverse, or non-conducting direction, the device exhibits the very low leakage characteristics of a silicon rectifier. In the forward, or conducting directions conduction can be initiated by

the application of a control pulse to the control terminal or "gate". If a gate signal is not applied, the device will not conduct at below rated forward blocking voltage. With the application of a gate signal, however, the device switches rapidly to a conducting state characterized by a very low voltage drop and a high current-carrying capability. Once a conduction has been initiated, the gate terminal no longer has any effect. In order to turn the thyristor off the anode-cathode current must be reduced to a value less than the holding current.

It should be noted that the SDG differs from mechanically operated contacts. A certain minimum trip current must flow before the thyristor will latch on. However, voltage will be applies to the load for the duration of each pulse. Pulses are applied to the gate circuit at a rate of four every one milliseconds.

Current Rating Per Circuit:

Ambient Temperature	$25^{\circ}\mathrm{C}$	50°C	75°C
For 50 ms. (3 cycle breaker)	60 A	49 A	37.A
For 8.3 ms. (5 cycle breaker)	5,4.A	44 A	33A
Continuous	6.5A	4.5A	3A

Trip Circuit Requirements:

$$\frac{Vdc}{R_{LO,AD,OHMS}} = .25 \text{ amp or more}$$

$$\frac{L_{\text{HENRYS}}}{R_{\text{LOAD OHMS}}} = .02 \text{ or less}$$

Thyristor

Max. forward leakage current at rated voltage = 125°C 8 MA d-c

Max. reverse leakage current at rated voltage = 125°C 8 MA d-c

Max. forward voltage drop at 10 amps = 25°C 1.6 volts

CALCULATIONS AND SELECTION OF SETTINGS

Relay reach is set on the tap plate. Maximum sensitivity angle, θ , is set for 75° (current lagging voltage) in the factory. This adjustment need not be disturbed for line angles of 65° or higher. For line angles below 65°, set θ for a 60° maximum sensitiv-

ity angle, by adjusting R_1 , R_2 , R_3 & R_4 , for zone 1 application only. Set zone 1 reach to be 85% of the line, if S=1 is used; 75% if S=2 or 3.

Assume a desired balance point which is 85% of the total length of the line. The general formulas for setting the ohms reach of the relay are:

$$Z_1 = Z_{1L} \frac{0.85 \text{ Rc}}{R_v}$$
; $Z_0 = Z_{0L} \frac{0.85 \text{ Rc}}{R_v}$

The terms used in this formula and hereafter are defined as follows:

 Z_0 = Zero sequence ohmic reach.

 Z_1 = Positive sequence ohmic reach

 $Z_{1.0} = TS(1 + M) =$ the tap plate setting.

T = Compensator tap value.

S = Auto-transformer tap value.

 θ = Maximum sensitivity angle setting of the relay.

±M = Compensator tertiary tap value. (This is a per unit value and is determined by the sum of the values between the "L" and the "R" leads. The sign is positive when "L" is above "R" and acts to raise the Z setting. The sign is negative when "R" is above "L" and acts to lower the "Z" setting).

Z_{1L} = Positive sequence ohms per phase of the total line section, referred to primary.

 Z_{0L} = Zero-sequence ohms per phase of the total line section, referred to primary.

R_c = Current transformer ratio.

R_v = Potential transformer ratio.

The following procedure should be followed in order to obtain an optimum setting of the relay.

Zone 1 Setting (SDG, SDG-1, SDG-2 Relays)

- 1. a. Establish the desired values of Z_1 and Z_0 as above (available from transmission line data) and desired maximum sensitivity angle, θ .
 - b. Determine the desired tap plate value Z' using the formula:

$$Z_1 = Z_1 \frac{\sin 75^{\circ}}{\sin \theta^{\circ}}$$
 and $Z_0 = Z_0 \frac{\sin 75^{\circ}}{\sin \theta^{\circ}}$

When
$$\theta = 75^{\circ}$$
, $Z_1 = Z_1$ and $Z_0 = Z_0$

- 2. Now refer to Table II or IV giving preferred zone 1 settings for the SDG relays. If the desired reach exceeds the relay range for S=1, use S=2 & Table III or V (set for 75% of line).
 - a. Locate a table value for relay reach nearest to the desired Z' value (it will always be within 1.5% of the desired value.)
 - b. From this table read off the "S", "T" and "M" settings. The "M" column includes additional information for the "L" and "R" lead setting for the specified "M" value. If the desired settings cannot be found on this table proceed to Table III or V to find the desired setting. The relay reach must now be reduced from 85 to 75 percent to avoid overreach on two phase to ground faults on high fault resistance faults.
 - c. Recheck relay settings for $\mathbf{Z}_1^{'}$ and $\mathbf{Z}_0^{'}$ using equation:

$$Z = TS(1 + M)$$

For example, assume the desired reach, Z_1 is 7 ohms at 60° (Step 1a) and Z_0 is 21 ohms at 60°.

Next step is (1b). Making correction of maximum sensitivity angle of the relay to match the characteristic angle of the line (60°) that is different from factory setting of 75°, we find the relay tap setting

$$Z'_1 = 7 \times 1.11 = 7.77 \text{ ohms}$$

 $Z'_0 = 21 \times 1.11 = 23.31 \text{ ohms}$

This procedure is followed when R_1 , R_2 , R_3 , R_4 settings are changed, otherwise follow alternative procedure below.

Step (2a). In Table IV we find 7.65 to be the nearest value to 7.77 ohms.

100 x
$$\frac{7.65}{7.77}$$
 = 98.8% or 1.2% from the

desired value

For the Z_0 selection find the nearest value to 23.31 ohms using the same S setting as above. 23.0 ohms is the nearest value.

$$\frac{100 \times 23.0}{23.31} = 98.8\% \text{ or } 1.2\% \text{ within the}$$

desired value

Step (2b). From Table IV read off:

S = 1

T = 8.7

M = -.12

 $T_0 = 26.1$

 $M_0 = -.12$

The "R" - lead should be connected over "L" - lead, with "L" lead connected to "O" - tap and "R" - lead to tap "09". (The sum of the values between L & R is 0.12)

Step (2c). Recheck Settings.

$$Z_1 = TS(1 \pm M) = 1 \times 8.7(.88) = 7.65$$
 and

$$Z_0' = 1 \times 26.1(.88) = 23.0$$

$$Z_1 = Z_1 \frac{\sin 60^{\circ}}{\sin 75^{\circ}} = 7.65 \text{ x},900 = 6.90 \text{ ohm s}$$

at 60°

$$Z_0 = Z_0^1 \frac{\sin 60^{\circ}}{\sin 75^{\circ}} = 23.0 \text{ x.} 900 = 20.7$$

ohms at 60°

Alternative Calculations and Settings

If it is desired to avoid recalibration of the relay maximum sensitivity setting the following procedure should be followed.

Follow Step 1a as above.

Change Step 1b to compute desired reach according with equation:

$$Z' = \frac{Z}{\cos{(75 - \theta)}}$$

Then
$$Z_1 = \frac{7}{\cos{(75.60)}} = \frac{7}{.965} = 7.25 \text{w}$$

$$Z_0 = \frac{21}{\cos{(75.60)}} = \frac{21}{.965} = 21.75 \,\mathrm{w}$$

Step 2(a) as above From Table IV we find 7.25-value and 21.75 ohm-values as the exact values.

Step 2(b) From Table IV read off

$$S = 1$$

 $T = 6.3$ $T_0 = 18.9$
 $M = +.15$ $M_0 = +.15$

Step 2(c) Recheck settings:

$$Z_1 = Z_1 \cos (75^{\circ}-\theta) = 7.25 \times 965 = 7 \text{ ohms}$$

$$Z_0 = Z_0 \cos (.75 \cdot \theta) = 21.75 \times 965 = 21 \text{ ohms}$$

Zone 2 & 3 Settings

For zone 2 and 3 settings use a procedure similar to that for zone 1 described above. Tables II to V give the required settings. There is no need to recalibrate relay for, zone 2 or 3 application for difference in maximum torque angle.

Note: The S setting must be the same for both the positive and zero-sequence reach.

SETTING THE RELAY

The SDG relays require settings for the four compensators (T_A , T_B , T_C , and T_O), the three auto-transformer primaries (S_A , S_B , and S_C), and the four compensator tertiaries (M_A , M_B , M_C , and M_O). All of these settings are made with taps on the tap plate, and relay should be deenergized.

Compensator (TA, TB, TC, T0, and MA, MB, MC, M0)

Each set of compensator primary TA, TB, TC, and To, taps terminates in inserts which are grouped on a socket and form approximately three-quarters of a circle around a center insert which is the common connection for all of the taps. Electrical connections between common insert and tap inserts are made with a link that is held in place with two connector screws, one in the common and one in the tap. A compensator tap setting is made by loosening the connector screw in the center. Before removing the screw open switches 12 through 19 to bypass the current around the relay. Remove the connector screw in the tap end of the link, swing the link around until it is in position over the insert for the desired tap setting, replace the connector screw to bind the link to this insert, and retighten the connector screw in the center. Since the link and connector screws carry operating current, be sure that the screws are turned to bind snugly. Compensator secondary tap connections are made through two leads identified as L and R for each compensator. These leads come out of the tap plate each through a small hole, one on each side of the vertical row of "M" tap inserts. The lead connectors are held in place on the proper tap by connector screws.

Values for which an "M" setting can be made are from -.18 to +.18 in steps of .03. The value of a setting is the sum of the numbers that are crossed when going from the R lead position to the L lead position. The sign of the "M" value is determined by which lead is in the higher position on the tap plate. The sign is positive (+) if the L lead is higher and negative (-) if the R lead is higher.

An 'M' setting may be made in the following manner. Remove the connector screws so that the L and R leads are free. Refer to Table II through Table V to determine the desired 'M' value. Neither lead connector should make electrical contact with more than one tap at a time.

Line Angle Adjustment

Maximum sensitivity angle is set for 75° (cur-

rent lagging voltage) in the factory. This adjustment need not be disturbed for line angles of 65° or higher. For line angles below 65° set for 60° maximum sensitivity angle by adjusting the compensator loading resistors R_1 , R_2 , R_3 , R_4 . Refer to repair calibration under "Maximum Torque Angle Adjustment," when a change in maximum sensitivity angle is desired. For zone 2 and 3 application no need to recalibrate relay.

In general, the change in maximum torque angle adjustment, if desired, can be avoided. In this case the tap plate setting of the relay is adjusted to compensate for difference in the maximum torque angle of the relay (75°) and the characteristic angle of the line 8, according to the following equation:

$$Z_{1,0} = \frac{Z_{1,0}}{\cos{(75^{\circ}-\theta)}}$$

Here $Z_{1,0}$ - Tap Plate Setting.

 $Z_{1,0}$ - Desired Ohmic Reach.

TABLE II
.2-4.35 OHMS RELAY RANGE
PREFERRED ZONE I IMPEDANCE SETTINGS

	EAD	Ь			я., я з.	۲., ۵۸		,		_		ב,,, ב	ь, ол	,,	
CONNECT	"R" LEAD	10 1	0	.03	0	.03	60.	0	0	.03	90.	60.	60.	90.	90.
55	"L" LEAD	TAP	90.	90°	60°	60.	90.	.03	0	0	60.	.03	0	.03	0
		— M							0	03	90.–	09	12	15	18
*		+ M	+. 18	+. 15	+.12	+.09	+.06	+.03	0					·	
		3.69	4.40	4.25	4.15	4.04	3.92	3.80	3.69	3.58	3.46	3.36	3. 25	3.14	3.02
		2.76	3.26	3. 18	3. 10	3.00	2.92	2.84	2.76	2.68	2.60	2.51	2.43	2.35	2.26
		2.07	2.44	2.38	2.32	2.26	2.20	2.13	2.07	2.00	1.95	1:88	1.82	1.76	1.70
ZERO SEQUENCE (Z ₀)		1.61	1.90	1.85	1.80	1.76	1.71	1.66	1.61	1.56	1.52	1.47	1.42	1.37	1.32
SEQUE	S = 1	1.15	1.36	1.32	1. 29	1. 25	1.22	1. 18	1.15	1.12	1.08	1.05	1.01	086.	.940
ZER		.921	1.09	1.06	1.03	1.00	.975	.950	.921	.892	.865	.840	.810	.782	755
		69.	.815	.794	.772	.754	.732	.710	69.	.670	.650	.627	.607	.587	.565
		$_{ m T_0}$													
		1.23	1.45	1.41	1.38	1.34	1.30	1.27	1. 23	1. 19	1.15	1. 12	1.08	1.05	1.01
		.92	1.09	1.06	1.03	1.00	.975	.950	.920	.892	.865	.840	810	. 782	.755
(Z ₁)		69.	.815	.794	.772	.754	.732	.710	69.	019.	.650	.627	709.	.587	. 565
UENCE	_	.537	.632	.617	.601	.585	.570	.555	.537	.520	.505	.488	.472	.456	.440
POSITIVE SEQUENCE (Z1)	S = 1	.383	.452	.441	.430	.418	.405	.396	.383	.370	.360	.348	.336	.324	.314
POSIT		.307	.362	.352	.344	.335	.325	.316	307	.298	. 288	. 280	.270	.260	.252
		. 230	.272	.264	. 258	.251	.244	.237	.230	. 223	.216	. 209	. 202	. 195	. 188
							-								

TABLE III

.2-4.35 OHM RELAY RANGE PREFERRED ZONE 2 & 3 IMPEDANCE SETTINGS

	LEAD	TAP	"Г., ОЛЕВ "В.,									בא ,,, ר	κο ،،	,,	
CONNECT	 R.: L	.~ C		0.3	0	.03	60.	0	0	.03	90.	60.	60.	90°	90.
8	"L"	"L" LEAD TO TAP		90.	60.	60.	90.	.03	0	0	60.	.03	0	.03	0
		W							0	03	90	60	12	15	18
3	E	W+	+. 18	+.15	+.12	+.09	+.06	+.03	0	-					
	€ ≃	3.69	12.1	12.7	12.4	12.1	11.8	11.4	11.1	10.7	10.4	10.1	9.8	9.4	9.1
	×	2.76	9.80	9.55	9.30	9.05	8.80								
(z ₀)		3.69	8.70	8.48	8. 25	8.05	7.80	7.60	7.38	7.15	6.94	6.70	6.50	6.27	6.05
ZERO SEQUENCE SETTINGS (Z ₀)		2.76	6.50	6.35	6.20	6.00	5.85	5.70	5.52	5.35	5.16	5.00	4.85	4.67	4.50
E SET		2.07	4.90	4.76	4.65	4.52	4.40	4. 26	4.14	4.02	3.90	3.78	3.66	3.55	3.40
QUENG	\$ = 2	1.61	3.80	3.70	3.60	3.50	3.41	3.32	3.22	3.12	3.02	2.94	2.83	2.74	2.64
RO SE		1.15	2.72	2.65	2.58	2.50	2.44	2.37	2.30	2.24	2.16	2.09	2.02	1.95	1.79
ZE		.921	2.17	2. 12	2.06	2.00	1.95	1.90	1.84	1.78	1.73	1.67	1.62	1.56	1.50
			69.	1.63	1.59	1.55	1.51	1.46	1.42	1.38	1.34	1.30	1.25	1.21	1.17
		$_{ m L0}$													
	€	1.23	4.40	4.25	4.15	4.04	3.92	3.80	3.69	3.58	3.46	3.36			
	Š	.92	3.26	3.18	3.10	3.00	2.92								
(z ¹)		1. 23	2.90	2.82	2.76	2.68	2.60	2.53	2.46	2.40	2.32	2.24	2.17	2. 10	2.08
LTINGS		.92	2.17	2.12	2.06	2.00	1.95	1.90	1.84	1.78	1.73	1.67	1.62	1.56	1.50
CE SE.		69.	1.63	1.59	1.55	1.51	1.46	1.42	1.38	1.34	1.30	1.25	1.21	1.17	1.13
OUEN	= 2	.537	1.26	1. 23	1.20	1.17	1.13	1. 10	1.07	1.04	1.01	.975	.940	.910	.880
POSITIVE SEQUENCE SETTINGS (Z ₁)	Ÿ	.383	306.	.880	.860	.835	.810	062.	991.	.740	.716	695	.674	.650	.625
Posi		.307	.724	.704	. 688	.670	.650	.632	.614	.596	.576	.560	.540	.520	. 504
		.230	.544	. 528	.516	. 502	. 488.	. 474	. 460	.446	.432	.418	. 404	330	.376
		H													

TABLE IV
1.1-31 OHMS RELAY RANGE
PREFERRED ZONE 1 IMPEDANCE SETTINGS

	AD	<u>.</u>		۰, ۲،	ОЛЕВ	۰۰۲۰۰					••	בא ,,,	к, ол	,,	
CONNECT		"R" LEAD TO TAP		.03	0	.03	60.	0	0	.03	90.	60.	60.	90:	90.
00	"L" LEAD	TAP	90.	90.	60.	60:	90.	.03	0	0	60.	.03	0	.03	0
	I	— M					-		0	03	90.–	09	12	15	18
₹		+ M	+. 18	+. 15	+. 12	60.+	+.06	+.03	0						
.00		26.1	30.8	30.0	29.3	28.4	27.7	26.9	26.1	25.2	24.5	23.7	23.0		
		18.9	22.2	21.7	21.2	20.6	20.0	19.5	18.9	18.3	17.7	17.2	16.6	16.0	
~		13.5	15.9	15.5	15.1	14.7	14.3	13.9	13.5	13.1	12.7	12.3	11.9	11.5	11.1
ZERO SEQUENCE (Z ₀) S = 1	-	9.0	10.6	10.4	10.1	9.81	9.54	9.27	9.0	8.73	8.46	8.19	7.92	7.65	
O SEQU	S	6.3	7.45	7.25	7.05	68.9	6.70	6.50	6.30	6.10	5.90	5.74	5.55	5.35	
ZER		4.5	5.30	5.17	5.04	4.90	4.77	4.64	4.50	4.36					
		3.6	4.25	4.15	4.05	3.94	3.82	3.71	3.6	3.50	3.38	3.27	3.16	3.06	2.95
		$_{ m T_0}$,		•						
		8.7	10.2	10.0	9.75	9.50	9.25	8.95	8.70	8.45	8.15	7.90	7.65	¥	
		6.3	7.43	7.25	7.05	68.9	6.70	6.50	6.30	6. 10	5.90	5.74	5.55	5.35	
(z ₁)		4.5	5.3	5.17	5.04	4.90	4.77	4.64	4.50	4.36	4.23	4.10	3.96	3.82	3.69
UENCE	-	3.0	3.54	3.45	3.36	3.27	3.18	3.09	3.00	2.91	2.82	2.73	2.64	2.55	
POSITIVE SEQUENCE (Z1)	S = 1	2.1	2.48	2.42	2.36	2. 29	2.22	2.16	2.10	2.04	1.97	1.91	1.85	1.77	
POSIT		1.5	1.77	1.73	1.68	1.64	1.59	1.55	1.5	1.45					
		1.2	1.42	1.38	1.34	1.31	1.27	1.24	1.20	1.16	1.13	1.09	1.06	1.02	0.99
		Į.													

TABLE V
1.1-31 OHMS RELAY RANGE
PREFERRED ZONE 2 & 3 IMPEDANCE SETTINGS

	EAD.	LEAD			ЕК "К	۱۸۵ ،،-	1,,			-		т., в	8،، ٥٨	,,	
CONNECT	"R" LE	T0 T/	0	.03	0	.03	60.	0	0	.03	90.	60.	60	90.	90.
៥	'.L" LEAD	TAP	90.	90.	60.	60.	90.	.03	0	0	60.	.03	0	.03	0
		—М							0	03	06	09	12	15	18
1	£	W+	+. 18	+. 15	+. 12	60.+	+.06	+.03	0						
	= 3	26.1	92.5	.90.0	87.5	85.2	83.0	80.5	78.3	75.8	73.5	71.0	68.8		
	Ÿ	18.9	9.99	65.1	63.6										
- (z¹)		26. 1	61.5	60.0	58.5	56.8	55.3	53.8	52.2	50.5	49.0	47.5	45.8		
TINGS	S = 2	18.9	44.5	43.5	42.4	41.2	40.0	39.0	37.8	36.6	35.4	34.4	33.2	32.0	
E SET		13.5	31.8	31.0	30.2	29.4	28.6	27.8	27.0	26.2	25.4	24.6	23.8	23.0	22.2
ZERO SEQUENCE SETTINGS (Z ₁)		9.0	21.2	20.7	20.2	19.6	. 19.1	18.5	18.0	17.5	16.9	16.4	15.8	15.3	
		6.3	14.9	14.5	14.1	13.8	13.4	13.0	12.6	12.2	11.8	11.5	11.1	10.7	
		4.5	10.6	10.34	10.08 14.	9.80	9.54	9.28	9.0	8.72					
		3.6	8.50	8.30	8.10	7.88	7.64	7.42	7.20	7.00	6.76	6.54	6.32	6.12	
		$^{\mathrm{T}_0}$													
	= 3	8.7	30.8	30.0	29.3	28.4	27.7	27.0	26.1	25.2	24.5	23.7	23.0	22.7	
	Š	6.3	22.3	21.6	21.2										
, s (z ₁)		8.7	20.5	20.02	19.5	19.0	18.5	17.9	17.4	16.9	16.3	15.8	15.3		
TTING		6.3	14.9	14.5	14.1	13.8	13.4	13.0	12.6	12.2	11.8	11.5	11.1	10.7	
ICE SE		4.5	10.62	10.35	10.08	9.81	9.54	9.27	9.0	8.73	8.46	8.19	7.92	7.65	7.38
EQUE	2	3.0	7.08	6.90	6.72	6.54	6.36	6.18	6.0	5.82	5.64	5.46	5.28	5.10	
POSITIVE SEQUENCE SETTINGS (Z ₁)	= S	2.1	4.96	4.84	4.72	4. 58	4.44	4.32	4.20	4.08	3.95	3.82	3.70	3.54	
Posi		1.5	3.54	3.46	3.36	3.28	3.18	3. 10	3.0	2.90					
		1.2	2.84	2.76	2.68	2.62	2.54	2.48	2.4	2.32	2.26	2. 18	2.12	2.04	1.98
		Ŀ				,			• •	-					

INSTALLATION

The relays should be mounted on switchboard panels or their equivalent in a location free from dirt, moisture, excessive vibration and heat. Mount the relay by means of the mounting stud for the type FT projection case or by means of the four mounting holes on the flange for the semi-flush type FT case. Either the stud or the mounting screws may be utilized for grounding the relay. The electrical connections may be made directly to the terminals by means of screws for steel panel mounting or to the terminal stud furnished with the relay for thick panel mounting. The terminal stud may be easily removed or inserted by locking two nuts on the stud and then turning the proper nut with a wrench.

For detailed information on the FT case refer to I.L. 41-076.

EXTERNAL CONNECTIONS

Figure 22 shows typical connection for single zone protection using an SDG relay.

ACCEPTANCE TEST

Acceptance tests consists of:

- 1. A visual inspection.
- 2. "Push-button" check.
- 3. An electrical test to make certain that the relay measures the balance point impedance accurately.

1. Visual Inspection

Give a visual check to the relay to make sure there are no loose connections, broken resistors or broken wires.

.2-4.35 ohm relay .75-20 ohm relay 1.0-31.0 ohm relay

all T= = 1.23	all T = 5.8	all $T = 8.7$
$T_0 = 3.69$	$T_0 = 17.4$	$T_0 = 26.1$
all S = 1	all $S = 1$	all $A = 1$
all $M = + 18$	all $M = +.18$	all M = +.18

2. Push-Button Check

Using the test connections of Fig. 23. Connect the a-c voltages as per test no. 1. No current connections are required. Connect the rated d-c voltages as shown. Open circuit the connections to

terminal no. 7. Set $V_{BN} = V_{CN} = 70$ Volts. Depress the white pushbutton. The pushbutton should light. If the pushbutton does not light, connect a d-c voltmeter or a 25 watt lamp as per Fig. 23. The voltmeter should have a minimum deflection of at least 5 volts. If there is a deflection but the lamp does not light this indicates a fault in the pushbutton circuit. If there is no indication proceed with the electrical test to isolate the fault in the pushbutton circuit or the relay.

3. Electrical Tests

Distance Unit

Tripping is indicated for the SDG relay when the 25 watt lamp shown on Fig. 23 turns on and for SDG-1, -2, -3, & -4 relays when DC voltmeter indicates a minimum deflection of 5 volts for balance point condition. Refer to Fig. 23 for all test connections.

For .2-4.35 Ohm Relay

- A. Use connections for test No. 5 and set V_{AN} voltage = 20 volts. $V_{BN} = V_{CN} = 70$ volts. Set the phase shifter for 75° current lagging voltage.
- B. The relay current required to make the trip should be between 8.0-8.6 amp.
- C. Use connections for Test No. 6 and set V_{BN} voltage = 20 volts. $V_{AN} = V_{CN} = 20$ volts. Set the phase shifter as above. The relay trip current should be 8.0-8.6 amps.
- D. Use connections for Test No. 7 and set V_{CN} = 20 volts V_{AN} = V_{BN} = 70 volts. Set the phase shifter as above. The SDG relay trip current should be 8.0-8.6 amp.

For 1.0-31.0 ohm relay and .75-20 ohm Relay

- A. Use connections for test #5 and set $V_{\rm AN}=V_{\rm BN}=V_{\rm CN}=70$ volts. Set the phase shifter for 75° current lagging voltage. The relay trip current should be 3.95-4.20 amperes for 1-31 ohm relays and 5.95-6.30 amp for .75-20 ohm relays.
- B. Use connections for test #6 and set $V_{\rm AN} = V_{\rm BN} = V_{\rm CN} = 70$ volts, and set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes for 1-31 ohm relays and 5.95-6.30 amp. for .75-20 ohm relays.

C. Use test connections for test #7 and set $V_{AN} = V_{BN} = V_{CN} = 70$ volts. Set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes for 1-31 ohm relays and 5.95-6.30 amp. for .75-20 ohm relays.

If the electrical response is outside the limits a more complete series of tests outlined in the section titled "Calibration" may be performed to determine which component is faulty or out of calibration.

If it is desired to check relay response at some other settings use following equation for the trip value of current.

$$I = 3V_{LN}$$
, where $p = Z_0$

 Z_0 = Zero sequence reach

 Z_1 = Positive sequench reach (in above cases p = 3)

WARNING If testing required trip current over 15 amp. over prolonged periods, it is recommended that a heavy short lead be connected from terminal 19 to the center tap of To-socket. Also connect a jumper lead from terminal 16 to terminal 1 on the large printed circuit board for SDG-1 and SDG-3 relays and terminal 2 to terminal 4 for SDG-relay on the large printed circuit board. (Lower set of terminals rear view).

MAXIMUM TORQUE ANGLE

Maximum torque angle check is optional. In general, this check is complicated for SDG, SDG-1 and SDG-2 relays by the presence of transient blocking circuit, and the two-phase-to-ground fault desensitizer circuit.

The presence of transient blocking circuit requires that check for maximum torque angle should be made going from non-tripping to tripping condition at each end of the tripping range of the relay under test. Since the lab method of testing as used here presents artificial voltage conditions under certain voltage and phase angle condition two-phase-to-ground desensitizer will distort phase angle response; hence, it is required to disable the 2ϕ -G circuit by jumpering terminal for SDG-1 and SDG-2

#10 to #1 on large printed circuit board (for SDG-relay jumper #10 terminal to #4).

Phase A Check

Use connection #5. Relay tap settings should be the same as before. For all ranges set $V_{AN} = 20$ volts, VBN-VCN = 70 volts.

Set current for 1-30 ohm relay for 1.54 amp, for .75-20 ohm relay for 2.30 amp and for .2-4.35 ohm relay for 11 amp. Set phase-shifter for 75°-current lagging V_{AN} -voltage. Turn phase-shifter toward 0° after relays have dropped out reverse phase-shifter rotation and note the angle (ϕ 1) at which relay is fully tripped. Then rotate the phase-shifter past the 75° until relay resets again. Then rotate phase shifter toward 75° again until relay is fully tripped. Note the angle again (ϕ 2).

Maximum

Maximum torque angle is equal then to

$$\frac{\phi_1 + \phi_2}{2} = 75^{\circ} (\pm 3^{\circ})$$

Any other T setting may be used, except use 130% current of the trip current at 75° angle.

Phase B Check

Use connection #6. Set V_{CN} = 20 volts. V_{AN} = V_{BN} = 70 volts. Otherwise follow the same procedure as for Phase A.

When check is completed, remove the jumper.

TWO-PHASE-TO-GROUND DESENSITIZER CHECK

Use connection #5, except no current connection is required for this test.

AB - Combination

Set $V_{\rm CN}$ = 70 V. $V_{\rm AN}$ = $V_{\rm BN}$ = 20 volts. Check d-c voltage on small P.C. board located just behind R1-R4 potentiometer terminal "10" (positive) located behind R1-potentiometer (second from the bottom) and relay terminal "2". It should measure 11.5-13.5 volts.

Set $V_{CN} = 75$ V. $V_{AN} = V_{BN} = 10$ volts. The DC voltage should measure 16.5-18.5 volts.

BC - Combination

Same check as for AB-except first set V_{AN} = 70V. V_{BN} = V_{CN} = 20 volts and then V_{AN} = 75V. V_{BN} = V_{CN} = 10 volts.

CA - Combination

Same check as for AB-except first set $V_{\rm BN}$ = 70V. $V_{\rm CN}$ = $V_{\rm AN}$ = 20 volts and then $V_{\rm BN}$ = 75V, $V_{\rm CN}$ = $V_{\rm AN}$ = 10 volts.

Overcurrent Unit

Check operation of the overcurrent unit by using test connection #5 of the Fig. 23. Set $V_{\rm AN}=0$, $V_{\rm BN}=V_{\rm CN}=70$ volts. The .2-4.35 ohm relay should operate at .75-.83 ampere, and the 1-31.0 ohms relay and .75-20 ohms relay should operate at .37-.420 amperes. If not, check adjustment of R45 for SDG relay and R48 for SDG-1 and SDG-3 relays.

Frequency Verifier

Use connection #5. Set $V_{\rm AN}$ = 0 volts, $V_{\rm BN}$ = $V_{\rm CN}$ = 70 volts. Output of the Frequency Verifier is observed at test point TP6-for SDG Relay or TP10-for SDG-1 and SDG-2 relays. Use oscilloscope or DC voltmeter to observe the output. If oscilloscope is used, the output should be a positive pulse having 4.0 to 4.3 millisecond width at the base. If voltmeter is used the voltage at the test point should be approx. one helf of the voltage across the power zener (Z_1). This voltage is controlled by value of R38-resistor and C11-capacitor for SDG-relay or R43 and C10-for SDG-1 and SDG-2 relays. Smaller value of these components will increase the pulse width, and increase the voltage magnitude at test point.

Indicating Contactor Switch (ICS) (SDG Only)

With the SDG relay tripping, pass sufficient d-c current through the trip circuit to close the contacts of the ICS. This value of current should be not less than 1.0 ampere or greater than 1.2 amperes, for the 1 ampere ICS. The current should not be greater than the particular ICS tap setting being used for the 0.1-2.0 ampere ICS. The operation indicator target should drop freely.

The contact gap should be approximately 0.047" for the 0.2-2.0 ampere unit and 0.070" for the 1.0 ampere unit between the bridging moving contact and the adjustable stationary contacts. The bridging moving contact should touch both stationary contacts simultaneously.

ROUTINE MAINTENANCE

The relays should be inspected periodically, at such time intervals as may be dictated by experience, to insure that the relays have retained their calibration and are in proper operating condition.

"In-Service Test" (If relay is set for \$ = 1 only)

In-service testing is performed as follows:

- 1. Open relay trip circuit by opening red handle switch No. 11.
- 2. Open relay voltage terminal 7.
- 3. Press white pushbutton. Pushbutton light should light.

This test checks out the operation of the magnitude comparator and output circuitry.

REPAIR CALIBRATION

Use the following procedure for calibrating the relay if the relay has been taken apart for repairs or the adjustments disturbed.

For easier access to the parts, the relay should be tested without the case.

Part A Preliminary Settings

- 1. Set R9, R10, R11 resistors if they are adjustable type (located in front) using the following procedure: (To set resistors loosen the adjustable band and carefully move the band to a different setting. Retighten the band so not to damage resistance wires.)
 - a. Remove the printed circuit board(s) (PCB) in the rear of the relay.
 - b. Using a bridge type instrument, set the adjustable band next to the fixed terminal having the wire connection to measure 1600 (± 35) ohms
 - c. Set the second adjustable band from the same fixed terminal to measure a total 6000 (±100) ohms.
- 2. Set R₁-R₂-R₃-R₄ potentiometers fully counterclockwise for maximum resistance.
- 3. Set relay for S=1, M=+18 ("L" lead over "R" lead), all T=8.7, T_0 =26.1 for the 1.0-31.0 ohm relays and for the .24.35 ohms relay all T=1.23

and $T_0=3.69$, or all T=5.8, $T_0=17.4$ for .75-20 ohms relay.

Part B Voltage Circuit Tests

- 1. Apply 3 phase balanced voltages as per test 1 of Fig. 23, except no current is applied.
- 2. Set $V_{AN} = V_{BN} = V_{CN} = 70$ volts a.c. Measure following a.c voltages:

From relay terminal 6 to $S_A = 1 \text{ Tap}$ 70 (± 1) volts

From relay terminal 6 to $S_A = 2$ Tap 140 (± 2) volts

From relay terminal 6 to S_A = 3 Tap 221(±3) volts

From relay terminal 6 to R_A lead $39.2(\pm 5)$ volts

Repeat the same measurements for S_B , S_C , and R_B , R_C -leads.

- 3. Disconnect R_0 -lead from M_0 =0 Tap and measure the voltage from relay terminal "4" to the R_0 -lead. It should be below 0.5 volts ac.
- 4. Apply rated d-c voltage to the relay. Check the d-c voltage across the lower set of plug-in terminals (rear view) "5" and "1" for the SDG-1, -2, -3, & -4 relays and terminals "6" and "4" for the SDG-relay. It should measure 20 (±2) volts. (Notice 250 V. d-c relay requires external resistor).
- 5. Plug in the lower and upper boards.

Part C Potentiometer Adjustments

NOTE: All potentiometers are the locked type and should be unlocked before adjustment and locked after adjustment is complete.

- 1. Set R1, R2, R3, R4, R5, R6, R7, R8 for maximum setting (counter-clockwise).
- Measure the voltages with a Rectox type voltmeter across the specified terminals of the small upper terminal board located in the rear. All the following measurements are done on the small upper board. Terminal numbers refer to this board only.

R5-Adjustment

Measure the voltage across terminals 2 & 3.

Adjust R5 until voltages across 4 & 2 and 4 & 3 are equal (±.1 volt) to each other and are within 1.0 volt of voltage across 2 & 3. If oscilloscope is available observe voltage across R9 and set R5 so that all peaks on the 360Hz ripple are equal.

R6-Adjustment

Measure the voltage across terminals 6 & 8. Adjust R6 until voltages across terminals 7 & 6 and 7 & 8 are equal (±.1 volt) to each other and are within 1.0 volt of voltage across 6 & 8. If oscilloscope is available observe voltage across R10 and set R6 so that all peaks are equal.

R-7 Adjustment

Measure the voltage across terminals 17 & 18. Adjust R7 until voltages across terminals 15 & 18 and 15 & 17 are equal (±0.1 volt) to each other and are within 1.0 volt of voltage across 17 & 18. If oscilloscope is available observe voltage across R11 and set R7 so that all peaks are equal.

R8-Adjustment

Reduce V_{AN} to zero and measure the voltage across terminals 11 & 12. Adjust R8 until voltages across terminals 14 & 11 and 14 & 12 are equal (±0.1 volt) to each other and are within 1.0 volt of voltage across 11 & 12. If oscilloscope is available observe voltage across R12 and set R8 so that all valleys are equal.

Maximum Torque Angle Adjustment

Disconnect all R & L-leads and Jumper Relay Terminals 5 and 6.

R-1 Adjustment

For the 1.0-31.0 ohm relay use the #1 test connection of Fig. 23. Apply 5.08 amp. a-c current to the relay. Set $V_{\rm AN}$ = 45 volts and $V_{\rm BN}$ = $V_{\rm CN}$ = 0 volts. Set the phase shifter for 75° current lagging voltage. For the .75-20 ohm relay apply 7.6 amps.

For .20-4.35 ohm relay use the same procedure as above except set the current for 15.65 amp. and $V_{\rm AN}$ = 20.0 volts.

Insert an a-c voltmeter of 0-3 volts range between RA-and LA-leads. Adjust R1-potentiometer for a minimum (''null''-reading) and lock R1 in place. Vary current slightly to achieve lower 'null'' reading.

R2-Adjustment

Use #2 test connections of Fig. 23. Set $V_{BN}=45$ volts and $V_{AN}=V_{CN}=0$ volts. Set $I_B=5.08$ amps. 75° lagging V_{BN} . (Modify voltage and current settings for the .2-4.35 ohm and .75-20 ohms relays as above). Measure the voltage between R_B & L_{B} -leads. Adjust R2-potentiometer for a minimum ("null"-reading) and lock R2 in place.

R3-Adjustment

Use the #3 test connections of Fig. 23. Set $V_{CN}=45$ volts and $V_{AN}=V_{BN}=0$ volts. $I_{C}=5.08$ amp. 75° lagging V_{CN} . (Modify voltage and current for the .2·4.35 ohm and .75-20 ohms relays as above).

Measure the voltage between R_C and L_C -leads Adjust R3-potentiometer for a minimum ("null"-reading) and lock R3 in place.

R4-Adjustments

Remove jumper from relay terminals 5 and 6. Use the #4 test connections of Fig. 23. Connect all "L"-and "R"-leads back to previous setting. Set $V_{\rm CN}$ = 0 and $V_{\rm AN}$ = $V_{\rm BN}$ = 70 volts. Set $I_{\rm C}$ = 2.34 amp. 75° lagging $V_{\rm CN}$. (For the .2 to 4.35 relay set $V_{\rm CN}$ = 0 and $V_{\rm BN}$ = $V_{\rm AN}$ = 45 volt. $I_{\rm C}$ = 9.9 amperes). Measure the voltage between R_0 and the lowest M_0 -tap marked "0". Adjust the R-4 potentiometer for minimum voltage ("null"-reading) and lock R4 in place. For 0.75-20 ohms relay set $V_{\rm CN}$ = 0, $V_{\rm AN}$ = $V_{\rm BN}$ = 70 volts, $I_{\rm C}$ = 3.51 amps.

Part D.M. Taps Check

Use a Rectox type voltmeter

 M_A -Taps — Use test connection #1 of Fig. 23. Pass 10 amp. current through the relay. The voltage should read the following:

 $1.5 (\pm 2)$ volts For between 0 tap and .03 tap $6.0 (\pm 2)$ volts 1-30 between 0 tap and .09 tap $9.0 (\pm 2)$ volts Ohms between 0 tap and .06 tap

1.0 $(\pm .1)$ volts For between 0 tap and .03 tap 4.0 $(\pm .1)$ volts .75-20 between 0 tap and .09 tap 6.0 $(\pm .1)$ volts Ohms between 0 tap and .06 tap

 ${
m M}_{
m B} ext{-}{
m Taps-}{
m Use}$ test connection #2 and repeat

 $M_{\mbox{\footnotesize{C}}}\mbox{-}\mbox{Taps-}\mbox{Use test connection \#3}$ and repeat above.

MO-Taps-Use test connection #4 and repeat above.

For . 2-4. 35 ohm rel ay

NOTE: Provide a jumper from terminal 19 to center tap of the T₀ tap block for the SDG, SDG-1, and -3 relays.

MA-Taps-Use test connection #1 of Fig. 23. Pass 20 amp. of current through relay. The voltage should read the following:

.425 (\pm .05 volts) between "0" tap and ".03" tap 1.70 (\pm .1 volts) between "0" tap and ".09" tap 2.55 (\pm .1 volts) between "0" tap and ".06" tap

 $M_B ext{-Taps-Use}$ test connection #2 and repeat above.

 $M_{\mbox{\footnotesize{C^{-}}}}\mbox{Taps-Use test connection}$ #3 and repeat above.

 M_0 -Taps-Use test connection #4 and repeat above.

Part E Impedance Tests

Tripping is indicated for the SDG relay when the 25 watt lamp shown on Fig. 23 turns on and for SDG-1, -2, -3 & -4 relays when DC voltmeter indicates minimum deflection of 5 volts for balance point condition, but should rise over 18 v.d.c. when current is increased. Refer to Fig. 23 for all test connections.

For .2-4.35 Ohm Relay

- A. Use connections for test No. 5 and set V_{AN} voltage = 20 volts. $V_{BN} = V_{CN} = 70$ volts. Set the phase shifter for 75° current lagging voltage.
- B. The relay current required to make the trip should be between 8.0-8.6 amp.
- C. Use connections for Test No. 6 and set V_{BN} voltage = 20 volts. $V_{AN} = V_{BN} = 70$ volts. Set the phase shifter as above. The SDG relay trip current should be 8-8.6 amp.
- D. Use connections for Test No. 7 and set VCN = 20 volts. $V_{AN} = V_{BN} = 70$ volts. Set the phase shifter as above. The SDG relay trip current should be 8.0-8.6 amp.

For 1.0-31.0 Ohm Relay

- A. Use connections for test #5 and set $V_{AN} = V_{BN} = V_{CN} = 70$ volts. Set phase shifter for 75° current lagging voltage. The relay trip current should be 3.95-4.20 amperes. (5.95-6.30 amp. for .75-20 ohm relay)
- B. Use connections for test #6 and set $V_{AN} = V_{BN} = V_{CN} = 70$ volts, and set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes. (5.95-6.30 amp. for .75-20 ohm relay)
- C. Use test connections for test #7 and set $V_{AN} = V_{BN} = V_{CN} = 70$ volts. Set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes. (5.95-6.30 amp. for .75-20 ohm relay)

If it is desired to check relay response at some other settings use following equation for the trip value of current.

$$I = \frac{3V_{LN}}{(2+p)Z_1}, \text{ Where } p = \frac{Z_0}{Z_1}$$

 $Z_0 = Zero$ sequence reach

Z₁ = Positive sequence reach
 (in above cases p = 3)

WARNING: If testing requires trip current over 15 amp. over prolonged periods, it is recommended that a heavy short lead be connected from terminal 19 to the center tap of T₀-socket. Also connect a jumper lead from terminal 16 to terminal 1 on the large printed circuit board for SDG-1 and SDG-3 relays and terminal 2 to terminal 4 for SDG-relay.

(Lower set of terminals rear view).

Let
$$V_{AN} = V_{BN} = V_{CN} = 70$$
 volts.

Change all the S setting to S=3 and repeat the impedance test. Trip current for the 1.0-31.0 ohm relay should be 2.66-2.87 amp. and 9.4-10.0 amp. for the .2-4.35 ohm relay and 4.0-4.30 amp for .75-20 ohms relay.

LOW- VOLTAGE BALANCE POINT CALIBRATION

When performing this test on SDG, SDG-1, or

SDG-3 relays that have 1.0-30.0 ohms reach or .75-20.0 ohms reach disable I₀-circuit by jumpering terminal 16 to 1 on large printed circuit board for SDG-1 and SDG-3 relays and terminals 2 and 4 for SDG-Relay.

SDG - SDG-1 - SDG-2 Relays

- 1. Use connection #5. Set $V_{AN} = 2.5V$, $V_{BN} = V_{CN} = 70V$. Set phase shifter for current laging voltage by 75°. Check pick-up current. Note it.
- 2. Use connection #6. Set V_{BN} = 2.5V. V_{AN} = V_{CN} = 70 V. Check pick-up current. Note it.
- 3. Use connection #7. Set V_{CN} = 2.5V. V_{AN} = V_{BN} = 70V. Check pick-up current. Note it.

The pick-up currents for each test should be within the following limits.

.2-4.35 ohms	1.05-1.15 amp.
.75-20.0 ohms	.208232 amp.
1.0-31.0 ohms	.140155 amp.

If the currents are outside their limits the following procedure should be followed. Set V_{AN} = $V_{BN} = V_{CN} = 70$ volts as close to each other as possible. Use connection #5. No current is applied. Measure DC-voltage across R9, R10, R11-resistors. Readjust potentiometers P5, P6, P7 until the voltages across R9, R10, R11 are as close to each other as possible. These voltages should be in 20-25 volts range. In most cases only slight adjustment of P5, P6 or P7 will be required. Then recheck pickup current again. If the pickup currents are close together but outside the specified limits, change Rx-resistor to lower value for lower pickup current, and conversely increase it for higher values of pickup. Note the P5, P6, P7 are interacting. Hence, recheck all three voltages after each adjustment. If difficulties in balancing at 2.5 volts persist, use the same test as for SDG-3 and SDG-4 below.

SDG-3 and SDG-4

Same procedure as above except use 5 volts instead of 2.5 volts as low-voltage check point the pickup currents should be as below:

.2-4.35 ohms	2.10-2.30 amp.
.75-20.0 ohms	.416464 amp.
1.0-30.0 ohms	.280310 amp.

Use the same P5-P6-P7 adjustment procedure as above.

Indicating Contactor Switch (when used)

With the relay tripped, pass sufficient d-c current through the trip circuit to close the contacts of ICS. This value of current should be not less than 1.0 ampere, nor greater than 1.2 amperes for the 1 ampere ICS. The current should not be greater than the particular ICS Setting being used for the 0.2-2.0 amperes ICS. The operation indicator target should drop freely.

The contact gap should be approximately 0.047"

for the 0.2-2.0 ampere unit and 0.070" for the 1.0 ampere unit between the bridging moving contact and the adjustable stationary contacts. The bridging moving contact should touch both stationary contacts simultaneously.

RENEWAL PARTS

Repair work can be done most satisfactorily at the factory. However, interchangeable parts can be furnished to the customers who are equipped for doing repair work. When ordering parts, always give the complete nameplate data, and component style number given in the electrical parts list.

ELECTRICAL PARTS LIST

		ELECTRICAL			
Circuit Symbol	Description	Westinghouse Style Number	Circuit Symbol	Description	Westinghouse Style Number
Printed Circuit Board	d (SDG-1, -2) 4) (Fig. 26)	836A777H01	Printed Circuit	Board (SDG)(Fig. 28)	Cont.
(306-3 &		836A777H03		ZENER DIODES	
	DIODES		779	17000	222 12 22 77 1
D1 to D24	B2N9	837A692H04	Z3 Z4	1R200	629 A369 H01
D37-D38-D62-D67-D7	0 1N3283	837A692H02	Z5	1N759 A 1N3805 A	837A693H01 185A089H05
co	NTACT STRIP		20	INSOUSA	165A069H05
		187A637H02		POTENTIOMETER	
Printed Circuit Board	1	670B499H01	R45	2.5K Ohm-1/4W.	629 A 430H03
	- g. 27 A) - 125 V. D. C.				
	3) (Fig. 27B)	670B499H01 670B499H02	1	RESISTORS	
· ·	4) (Fig. 27C)	670B499H02	R17	100 Ohm-½W.	C20 4 E 2 1 I I O 0
· ·	g. 27A) 48V.D.C.	670B499H04	R18	$56 \text{Ohm}^{-1/2}W.$	629A531H08 629A531H02
, , ,	- ,	01019331104	R19	1.5K Ohm-½W.	629A531H02 629A531H36
<u> </u>	CAPACITORS		R20-R21-R46	2.7K Ohm-½W.	629A531H42
C13-C14-C15	.5 MFD.	187A624H03	R24	22K Ohm-½W.	629A531H42
			R25-R26	68K Ohm-½W.	629A531H76
	DIODES		R28	2.7K Ohm-½W.	629A531H42
D54-D55	1N4385	184A855H14	R29-R30	39K Ohm-1/2W.	629A531H70
	RESISTORS		R31-R37-R36	470K Ohm-1/2W.	629A531H24
R52 (125 V.D.C.)	2.2K	763 A127H11	R32-R33	1K Ohm- $\frac{1}{2}$ W.	629A531H32
R56	700 Ohms 2W	763A127H11	R34	$6.2K$ Ohm- $\frac{1}{2}W$.	629 A 531H51
R52 (48 V.D.C.)	21 Ohms 3W	763A127H33	R35	$20K \text{ Ohm-}\frac{1}{2}W.$	629A531H 63
		100111211100	R38	8.2K Ohm-½W.	629A531H54
Large Printed Circuit			R65	5.6K Ohm-½W.	629A531H50
(SDG) (Fig	g.) 28)	411C213H01	R43	2K Ohm-½W.	629A531H39
CA	APACITORS		R48 R49	3.3K Ohm-½W.	629A531H44
C5-C7	2 MFD.	184A662H07	R27	2K Ohm-½W. 30K Ohm-½W.	836A503H33 629A531H67
C6	.25 MFD.	187A624H02	R42	47K Ohm-1 W.	629A331H67
C8-C10-C19-C20	.02 MFD.	187A624H09	R44	1K Ohm	629 A531H32
C12	2.2 MFD.	187A508H19	R55	2K Ohm	629A531H39
C9	.10 MFD.	187A624H01	R53-R54	2K Ohm-½W.	836A503H33
C11	.56 MFD.	764A278H08	R57	2K Ohm-1W.	187A643H34
	DIODES				
D40 to D49-D51-D52	1N4385	184A855H14		TRANSISTORS	
D57-D59-D60-D61		i	Q2-Q5-Q6	2N1132	184A638H20
D64 to D66-D87			Q3-Q4	2N336	184A638H06
D50	M4L2053	629A370H04	Q1- Q 8	2N697	184A638H18
D29-D30-D32 D33-D35-D36	1N3283	837A692H02	Q7	2N3417	848A851H02
D72	CER69	188A342H06		SWITCHES	
D26-D27	B2N9	837A692H04	000 000		
D53	1N3283	837A692H02	QS2-QS3	2N886	185A517H03
	INEL DIODES			TRANSFORMER	
TD3, TD58	1N3713	836A602H01			
TD4-TD5	1N2928	836A602H02	T1	_	629A453H02

ELECTRICAL PARTS LIST

Circuit Symbol	Description	Westinghouse Style Number	Circuit Symbol	Description	Westinghouse Style Number
Printed Circuit Bo	oard (SDG) (Fig. 28) (Cont.)	Printed Circuit Boo	ard (SDG-1) (Fig. 29) (Cont.)
Timed Circuit De	, a. a. (· · · · · · · · · · · · · · · · · ·		(SDG-2)	
TRAI	NSISTOR RADIATO	R		(SDG-3) (SDG-4)	
		188 A00 2H01		(306-4)	
D.: C: Re	oard (SDG-1) (Fig. 29)	411C822G01		RESISTORS	
Frimea Circuit Bo	(SDG-2)	411C830G01	R33-R34	68K Ohm-1/2W.	629 A531H76
	(SDG-2)	411C831G01	R35-R36	$39K \text{ Ohm-}\frac{1}{2}W$.	629A531H70
	(SDG-4)	411C832G01	R39	6.2K Ohm- $\frac{1}{2}$ W.	629A531H51
	, ,		R21	$30K \text{ Ohm-}\frac{1}{2}W$.	629 A531H67
	CAPACITORS		R40	$20K \text{ Ohm-}\frac{1}{2}W$.	629A531H63
C5	2 MFD.	184A662H07	R41	$1.5K \text{ Ohm-}\frac{1}{2}W$.	836A503H30
C6	.10 MFD.	187A624H01	R42-R68	$470 \text{K Ohm}^{-1/2} \text{W}$.	629A531H24
C7-C9-C19-C20	.02 MFD.	187A624H09	R43	$8.2 \text{K Ohm}^{-1/2} \text{W}$.	629A531H54
C8	.10 MFD.	187A624H01	R44	$2K \text{ Ohm-}\frac{1}{2}W$.	836A503H33
C10	.56 MFD.	764A278H08	R46	47 Ohm-1 W.	629A371H17
C11	2.2 MFD.	187A508H19	R47	$2K \text{ Ohm-}\frac{1}{2}W$.	629A531H39
	DIODES		R49	3.3 K Ohm- $\frac{1}{2}$ W.	629A531H44
		005 4 00 0770 4	R50	1K Ohm-½W.	629A531H32
D26-D27	B2N9	837A692H04	R54-R66	5.6K Ohm-½W.	629A531H50
D40-D43 to D53-	1N4385	184 A855H14	R55	2K Ohm-½W.	629A531H39
D56-D58-D59-D64			R58-R59	$2K \text{ Ohm-}\frac{1}{2}W$.	836A503H33
to D66-D87 to D90		100 40 40 110 0	1	TRANSISTORS	
D72	CER69	188 A342H06	Q1-Q5-Q7-Q13	2N697	184A638H18
D29-D30-D32	1N3283	837A692H02	Q2-Q6-Q10-Q11	2N1132	184A638H20
D33-D35-D36			Q8-Q9	2N336	184A638H06
D39-D5	1N3283	837A692H02	Q3	2N3391	848A851H01
	TUNNEL DIODES		Q12	2N3417	848A851H02
TD1-TD3	1N2928	836A602H02	ļ ·		
TD1-1D3 TD2-TD4 (D57)	1N3713	836A602H01		SWITCHES	
102-104(031)	11101110	000110021101	QS1	2N1881	184A640H08
	ZENER DIODES		QS2-QS3	2N886	185A517H03
Z3	1N9578	186A797H06	TRA	NSISTOR RADIATOR	2
Z4	1N3686B	185 A212H06			188 A002H01
$\mathbb{Z}5$	1N759A	837 A 693 H 01			100110021201
Z 6	1N3805A	185A089H05	Printed Circuit Bo	oard SDG-SDG-1-2	
F	OTENTIOMETERS		(2 ϕ - Ground)		670B739
R48	2.5K	629A430H03	ļ	TRANSISTORS	
			6.45		104 40001110
	RESISTORS	40840407704	Q17	2N697	184 A638H18
R57	2K Ohm-1W.	187 A643H34	Q18	2N1132	184 A638H20
R17	100 Ohm-½W.	629 A5 31 H 08		DIODES	
R18	56 Ohm-½W.	629A531H02	D73 to D80		
R30-R65	4.7K Ohm-½W.	629A531H48	D82-D84 to D86	1N4385	184 A855H14
R22-R26	22K Ohm-½W.	629A531H64			
R23	27K Ohm-½W.	629A531H66		RESISTOR	
R24	4.7K Ohm-½W.	629A531H48	R13 to R15	15K-5W.	763A129H09
R19	1.5K Ohm-½W.	629A531H36	R20(SDG-1 or -2)	4.7K-½W.	629A531H48
R28-R37-R38	1K Ohm-½W.	629A531H32	1		
R31-R32-R51	2.7K Ohm-½W.	629A531H42	R40 (SDG)	4.7K-½W.	629A531H48

INDEX TO FIGURES

FIG. NO.		PAGE NO
1	Type SDG-1 Relay without Case (Front View)	25
2	Type SDG-1 Relay without Case (Rear View)	26
3	Type SDG-1 Relay without Case (Side View)	27
4	Internal Schematic of the Type SDG Relay in FT-42 Case	28
5	Detailed Internal Schematic of SDG Relay	29-30
6	Internal Schematic of the Type SDG-1 Relay in FT-42 Case	31
7	Internal Schematic of the Type SDG-2 Relay in FT-42 Case	31
8	Internal Schematic of the Type SDG-3 Relay in FT-42 Case	32
9	Internal Schematic of the Type SDG-4 Relay in FT-42 Case	32
10	Detailed Internal Schematic of the SDG-1, 2, 3 and 4 Relays	33-34
11	Compensator Construction	35
12	Definition of Terms	35
13	Fault Resistance	35
14	Relay Voltages for A-to-Ground Faults at Selected Points	36
15	Magnitude Comparator Circuit	36
16	Triggering Circuit	37
17	Zero Sequence Current Detector Circuit	37
18	Frequency Verifier Circuit	38
19	Output Circuit of the SDG Relay	38
20	Push Button "In Service Check" in the SDG Relay	38
21	Typical Operating Time Curves of the Type SDG-Line Relay	39
22	External Connections for the SDG Relay	40
23	Test Connections for the SDG Line Relays	41
24	Impedance Circles for the SDG Line Relays	42
25	Impedance Curve for the SDG Line Relays	43
26	Printed Circuit Board Assembly for SDG, SDG-1, 2, 3 and 4 Relays	43
27	Printed Circuit Board Assembly for SDG, SDG-1, 2, 3 and 4 Relays	43
28	Printed Circuit Board Assembly for SDG Relay	44
29	Printed Circuit Board Assembly for SDG-1 Relay	44
30	Outline and Drilling Plan for the Type SDG Line Relays in an FT-42 Case	45
31	Outline and Drilling Plan for the Type IK Transformer	48
32	Type IK Transformer	49
33	Zero-Sequence Currents for Zone 1 Balance-Point Fault with Mutual Coupling	50
34	Zero-Sequence Currents for Adjacent-Line Faults with Mutual Coupling	51
35	Type SCC Relay Operation	52




Fig. 1. Type SDG-1 Relay Without Case (Front View)




Fig. 2. Type SDG-1 Relay Without Case (Rear View)




Fig. 3. Type SDG-1 Relay Without Case (Side View)




Fig. 4. Internal Schematic of the Type SDG Relay in FT-42 Case






Fig. 5. Detailed Internal .




CURRENT TEST JACK RED HANDLE To COMPENSATOR TG COMPENSATION TA COMPENSATOR PECTIFIER & MAGNITUDE COMPARATOR TC COMPENSATOR TA COMPENSATOR 670B240

Fig. 8. Internal Schematic of the Type SDG-3 Relay in FT-42 Case

Fig. 9. Internal Schematic of the Type SDG-4 Relay in FT-42
Case





CHASSIS OPERATED SHORTING SWITCH CURRENT FEST JACK RED HANOLE COMPENSATOR (R) 3 }-TA COMPENSATOR
TB PRIMARY RECTIFIER, MAGNITUDE COMPARATOR, AND FREQUENCY VERIFER FREQ. VERIFIER TRANS. To COMPENSATOR SECONDARY TC COMPENSATOR SECONDARY TA COMPENSATOR (3) • 670B238

Fig. 6. Internal Schematic of the Type SDG-1 Relay in FT-42
Case

Fig. 7. Internal Schematic of the Type SDG-2 Relay in FT-42 Case




Fig. 10 Detailed Internal Schematic o




Fig. 14. Relay Voltages for A-to-Ground Faults at Selected Points





Fig. 15. Magnitude Comparator Circuit



f the SDG-1, 2, 3, & 4 Relays




Fig. 11. Compensator Construction




Fig. 12. Definition of Terms




Fig. 13. Fault Resistance




Fig. 16. Triggering Circuit




Fig. 17. Zero Sequence Current Detector Circuit




Fig. 18. Frequency Verifier Circuit




Fig. 19. Output Circuit of the SDG Relay




Fig. 20. Push Button "In Service Check" in the SDG Relay




Fig. 21. Typical Operating Time Curves of the Type SDG-Line Relay




Fig. 22. External Connections for the SDG Relay




Fig. 23. Test Connections for the SDG Line Relays




Fig. 24. Impedance Circles for the SDG Line Relays




Fig. 25. Impedance Curve for the SDG Line Relays




Fig. 26. Printed Circuit Board Assembly for SDG, SDG-1, 2, 3, & 4 Relays




Fig. 27. Printed Circuit Board Assembly for SDG, SDG-1, 2, 3, & 4 Relays




Fig. 28. Printed Circuit Board Assembly for SDG Relay




Fig. 29. Printed Circuit Board Assembly for SDG-1 Relay




Fig. 30. Outline and Drilling Plan for the Type SDG Line Relays in the FT-42 Case

APPENDIX I

MUTUAL IMPEDANCE EFFECT

Where mutual compensation is desired, a type IK auxiliary current transformer (Fig. 32) maybe used with a step down current ratio of $\left| \frac{Z_{OM}}{Z_{OL}} \right| = C^1 \; Z_{OM}$ is the zero sequence mutual impedance and Z_{OL} is the zero sequence self impedance of the line. Zone 1 maybe set to cover 85% of the line.

The "parallel line" leads on the IK-transformer are set for factor C^1 , as defined above. These leads are set so that the difference between the taps is nearest to the desired C^1 -value.

The external terminals of the IK-transformer numbered 3 and 4 are connected across the SDG-relay terminals 19 and 18 as shown in the external schematic figure 22. The external terminals 5 and 6 are connected in series with the residual CT circuit of the parallel line.

The IK transformer is set as outlined below. Before the proper tap settings are made, the cover of the transformer should be completely open. Complete opening of the cover assures continuity in the residual current transformer circuits and isolates the IK transformer windings from the residual circuits.

The taps are set so that difference between the two taps is equal to the desired setting of C^1 . For instance, C^1 setting equal to 8, is set as follows:

Connect leads coming out of opening marked "parallel line" Fig. 32 to the terminals marked "C1". Black lead (which is of the same polarity as the plus marked external terminal) is connected to terminal marked ".2" and the white lead to the terminal marked "1.0". The difference between the two taps 1.0 - .2 = .8, is the desired "C1" setting. Physically, this is done as follows:

Remove the top nut from the desired terminal, place the lug of the proper lead on the terminal and replace the locking nut. Make sure that nut holds the lug snugly against the terminal to avoid the possibility of developing a loose or high resistance connection.

The leads coming out of opening marked "protective relay" and "protected line" are connected

to the terminals "0" and "1.0" in the row marked "C" observing the same polarity marking as above. This connection is the same for all " C^{1} " values less or equal to 1.

After the setting is completed the cover should be closed to restore the connection between the transformer winding and the external terminals.

General Considerations

In considering mutual zero-sequence impedance effects it is well to consider that the mutual impedance works to reduce fault-current level when the currents flow in the same direction in the coupled lines. The converse is true when the currents flow in opposite directions. For example, in Fig. 33(a), the currents are flowing in the same direction from the left, causing the relay at A to underreach. If, however, $\left| {{{
m{Z}}_{OS}}} \right|$ > $\left| {\left| {{{
m{Z}}_{OU}}} \right|}$ then for a balance point fault (e.g. 85% from A to B), the current $I_{\hbox{OM}}$ reverses as in Fig. 33(b). Here the fault current K_0I_0 is larger than for a similar situation except with $m Z_{OM}$ = 0; so a relay set for 85% of the line actually reaches farther due to mutual effects assuming no mutual compensation. Of course, as the fault moves closer to B, a point is reached where IOM reverses, so that relay A will never overreach to see a bus fault at B.

If mutual compensation is used in Fig. 33(b) for relay A, it will have the undesirable effect of reducing the operating current and hence the reach. We see then, that mutual compensation eliminates the undesirable effect of mutual impedance if, and only if, both K_0I_0 and I_{OM} are flowing from the local bus into the lines.

For the usual case of Fig. 33(a) mutual compensation may be used to maintain zone 1 reach at 85% of the line regardless of whether the adjacent line is in or not. Without compensation, if the relay is set for 85% of the zero-sequence self-impedance, it will cover at least 70% (but less than 85% except for the Fig. 33(b) case) of the line with the adjacent line closed. Two things work to minimize the underreach: first, as the fault moves closer to bkr. A, IOM decreases and KoIo increases; secondly, as the fault moves within the balance point, the restraint voltages are overcompensated, reducing the restraint. The amount of underreach varies with system impedances, but one can expect to cover at least 70% of the line, with an 85% nominal setting.

Mutual compensation of zone 2 is of more value: 1) Since I_{OM} is flowing in the same direction as K_0I_0 for the entire length for end-zone faults, and 2) we need to make sure of 100% protected line coverage.

We have already seen in Fig. 33(b) that mutual compensation is not always efficacious, we must also consider the adjacent-line faults of Fig. 34. In Fig. 34(a) we can be greatly overcompensated so that relay A operates due to the compensation current $I_{OM}(\frac{Z_{OM}}{Z_{OL}})$. The SCC relay will minimize the possibility of SDG-line overreach for the case in Fig. 34(b).

In Fig. 34(c) bkr. C is open so that the same conditions exist for relay A whether or not mutual compensation is used. In this case, adjacent line current flows in the opposite direction to that of K_0I_0 for the entire length. The zone-1-relay phase compensation at bkr. A is less than half of the proper amount to reach the fault, but the ground compensation may be in excess of the apparent zero-sequence impedance to the fault. The worst case occurs when there is no current source at U. Fortunately, zone 1 at A cannot overreach; however, zone 2 at A can see this fault if source U is weak. Fortunately zone 1 at D will also see the fault so bkr. A zone 2 need not be delayed to coordinate with bkr. D-zone 2.

Note in both Fig. 34(b) and (c) that the system condition which can cause trouble with relays A and C is a poor source at U. This is also the condition yielding the greatest zone 1 underreach for protected line faults.

As mentioned earlier we can get at least 70%

zone 1 coverage without mutual compensation. The advantages of tolerating a reduced reach with the parallel line in service (vs. 85% coverage with mutual compensation) are:

- 1. Type SCC current comparer not required.
- 2. No overreach tendencies for adjacent line faults- (Fig. 34(b))
- 3. Simplified current circuit (where we have zone 1 only).

Zone 2 should definitely be mutually compensated unless the mutual impedance effects are negligible. The SCC current comparer need not be applied for zone 2 supervision even though the zone 2 relay at A will operate for close-in faults (Fig. 34(a) since bkr. C is opened at high speed. In rare cases, after bkr. C opens (Fig. 34(c), zone 2 at A will remain operated (poor source at U), requiring time coordination with zone 2 at D.

Type SCC Current Comparer

The SCC relay prevents the SDG relay types from tripping for close-in adjacent line faults, where the mutual compensating current may reach many times the protected line current, as in Fig. 35(a). It is a static magnitude-comparison circuit. It operates on protected line current $\rm K_0I_0$ and restrains on 0.4 $\left| \, {\rm K_0I_0} - {\rm dI_{OM}} \, \right| = 0.4 \, \left| \, {\rm K_0I_0} - \frac{\rm Z_{OM}}{\rm Z_{OL}} \, \rm I_{OM} \, \right|.$ That

is, it restrains on the difference between the protected line current and the mutual compensation current.

Fig. 35 illustrates the SCC relay operation for various conditions. It is in balance in Fig. 35(b). In Figs. 35(c), (d) and (e) it operates to permit distance relay trip.





Fig. 31. Outline and Drilling Plan for the Type IK Transformer








Fig. 33. Zero-Sequence Currents for Zone 1 Balance-Point Fault With Mutual Coupling




Fig. 34. Zero-Sequence Currents for Adjacent-Line Faults With Mutual Coupling




Fig. 35. Type SCC Relay Operation

WESTINGHOUSE ELECTRIC CORPORATION RELAY-INSTRUMENT DIVISION NEWARK, N. J.



INSTALLATION . OPERATION . MAINTENANCE

INSTRUCTIONS

TYPE SDG LINE GROUND-DISTANCE RELAY

APPLICATION

These instructions cover the five basic types listed in Table I. This line of relays provides single-zone ground-distance protection. The relay reaches the preset amount for single-line-to-ground faults and as much as 20% less for double-line-to-ground faults.

TABLE 1

			Phase to)	
Relay		Veri-	Phase Desen- sitizer	Output	Application
SDG	X	X	X	Thyristor	Zone 1
SDG-1	X	X	X	Transistor	Zone 1 or Pilot Trip (Note 1)
SDG-2		X	X	Transistor	(Note 1)
SDG-3	X		_	Transistor	Timed Trip
SDG-4	_	_		Transistor	Blocking Start

NOTE 1: Also suitable for timed trip.

The potential supply must be wye-grounded. The broken delta potential connection is provided inside the relay.

As shown in Table I the SDG is equipped with a thyristor trip output; use this type where a single-zone is needed in conjunction with an otherwise electromechanical system. For all-static-systems use the transistor output types, utilizing the thyristor trips in the type SRU output package.

The frequency-verifier circuit should be utilized for all high-speed trip applications to avoid undesired trips due to high-frequency transients. This circuit is not needed for timed trips (e.g. zone 2), but the SDG-1 or SDG-2 may be utilized instead of the SDG-3 in the interests of standardization.

Relays with ${\bf I}_{\rm O}$ current detector are used to prevent tripping due to potential circuit trouble; the

SDG-2 requires SI or SI-1 current-detector supervision.

The phase-phase desensitizer is used to eliminate a possible 15% overreach on two-line-to-ground faults. This circuit is needed for zone 1 applications where the relay reaches 85% towards the far bus.

A type IK auxiliary current transformer may be used to compensate for zero-sequence mutual induction. Otherwise, this transformer is not needed. For the case of two parallel two-terminal lines and an 85% self impedance relay, zone 1 will reach at least 70% to the far end; accordingly, there is not much gain in mutual compensation of zone 1. However, zone 2 may be mutually compensated since its reach is affected more than zone 1. Where zone 1 is mutually compensated, a type SCC current-comparer relay is required to supervise distance relay tripping. See Appendix 1 for details.

FUNDAMENTALS OF DISTANCE MEASUREMENT ON GROUND FAULTS

The SDG distance relay operates on both single and double line-to-ground faults. In either case, neglecting fault resistance, the faulted phase-to-ground voltages(s) at the relay consists of the line drop:

$$\begin{split} v_{LG} &= \text{Faulted phase-to-ground relay voltage} \\ &= \kappa_1 I_1 n Z_{1L} + \kappa_2 I_2 n Z_{1L} + \kappa_0 I_0 n Z_{0L} + \\ &\quad I_{0E} n Z_{0M} \end{split} \tag{1}$$

Where K_1 , K_2 , K_0 are current distribution factors for the pos., neg., and zero sequence networks, respectively

 ${\rm I}_1$, ${\rm I}_2$, ${\rm I}_0$ are the pos., neg., and zero sequence currents in the fault.

 ${\rm nZ}_{1L},\ {\rm nZ}_{0L}$ are the pos. and zero sequence line impedances to the fault

I_{OE} is the adjacent line zero sequence current.

 \mathbf{Z}_{0M} zero sequence mutual impedance.

See Fig. 12 for further definition of terms. For an A to ground fault eq. (1) would be written in terms of the phase A quantities.

$$V_{AG} = K_1 I_{A1} n Z_{1L} + K_2 I_{A2} n Z_{1L} + I_{0E} n Z_{0M}$$
 (2)

Eq. (2) also applies for an AB to ground fault; an additional expression applies for the phase B quantities for an AB to ground fault.

Hence, a distance ground relay made to respond to single phase-to-ground faults will also respond in the same way to double line-to-ground faults. This is true except for the effect of ground resistance, RG. The different nature of these effects can be sensed from Fig. 13. In Fig. 13 the ground current 3_{I0} flowing through R_G is essentially in phase with the total faulted phase current. This is so, since $I_{A1} = I_{A2} = I_0$. This is not true for a 2L-G fault. The current $3I_0$ is out of phase with K_1I_{A1} and K_2I_{A2} (also out of phase with K_1I_{B1} and K_2I_{B2}). As a result the drop across RG produces an apparent reactance term to the distance relay, causing it to under-reach on one phase and over-reach on the other faulted phase. The SDG relay contains a desensitizer circuit to prevent over-reach on 2L-G faults, by reducing the reach of the relay.

$$V_{XN} = (V_{A1} + V_{A2}) - Z_C(K_A I_{A1} + K_2 I_{A2})$$
 (3)

$$V_{YN} = (V_{B1} + V_{B2}) - Z_C(K_1I_{B1} + K_2I_{B2})$$
 (4)

$$V_{ZN} = (V_{C1} + V_{C2}) - Z_C(K_1I_{C1} + K_2I_{C2})$$
 (5)

The restraint voltages are obtained by the use of compensators with an impedance \mathbf{Z}_C , set to match the desired positive sequence line impedance reach. Only positive and negative sequence voltages appear in eq. (3) to (5). The zero sequence voltage is filtered out by not grounding the neutral of the set of Y-connected auxiliary transformers (\mathbf{T}_{A2} , \mathbf{T}_{B2} and \mathbf{T}_{C2}) which are used to feed the restraint portion of the magnitude comparison circuit. These same connections render the zero sequence current flowing in the phase compensators ineffective. So the restraint voltages duplicate the delta voltage conditions at the fault when the fault is \mathbf{Z}_C ohms from the relay (i.e. at the balance point). Zero

sequence quantities are not required to duplicate the system voltage triangle at the balance point since zero sequence voltage cancels out of the line to line voltages.

The operating voltage is:

$$V_{W0} = V_0 - \frac{Z_{0L}}{Z_{1L}} \times Z_C (K_0 I_0 + I_{0E} \frac{Z_{0M}}{Z_{0L}})$$
 (6)

Here v_0 is the relay zero sequence voltage: it is compensated by using a compensator impedance z_{0L} $_{\rm Z_C}$, representing the zero sequence line im-

pedance to the desired balance point. For mutual coupled lines this compensator can be fed with not only the protected line current but also with a portion of the mutual current I_{0E} (See Fig. 12). The operating voltage V_{W0} duplicates the system zero sequence voltage for a fault at the balance point.

Since the faulted phase-to-ground voltage is zero at the fault (neglecting fault resistance), the operating and faulted phase restraint voltage will be equal for a balance point fault. This can be seen by manipulating the fault voltage expression, remembering that the relay compensated voltages are a replica of the fault-point voltages:

 $V_{L,\mathbf{GF}}$ = Faulted phase to ground voltage at fault

$$= V_{1F} + V_{2F} + V_{0F} = 0 \tag{7}$$

$$V_{1F} + V_{2F} = -V_{0F}$$
 (8)

$$\left| V_{1F} + V_{2F} \right| = \left| V_{0F} \right| \tag{9}$$

Eq. (9) states that the magnitude of the sum of the pos. and neg. sequence voltage equals the magnitude of the zero sequence voltage at the fault. This holds regardless of how many phases are grounded. Eq. (9) is the keystone of the SDG system.

This balance point condition is shown in Fig. 14 for an A-G fault. The bus voltages ($V_{A1} + V_{A2}$) and V_0 are shown along with the compensator voltages, which modify the bus voltages to produce restraint voltage V_{XN} and operating voltage V_{WO} .

For this condition V_{YN} and V_{ZN} are also produced but these will be larger in magnitude since these are derived from the sound phases. Since these voltages exceed V_{XN} , they are irrelevant.

In Fig. 14 for a fault beyond the balance point, $V_{\rm XN}$ exceeds $V_{\rm WO}$; the reverse is true for the fault within the balance point. Note that for all these faults in the trip direction that the phase compensation acts to reduce the bus positive and negative sequence voltages; whereas, the zero sequence compensation is added to V_0 . The reverse is true for a fault behind the relay. For this reason the SDG is inherently directional.

One other aspect of Fig. 14 bears amplification. Note for the fault within the balance point that the phase compensation is almost enough to reverse $V_{\rm XN}$ polarity. It is possible for such a reversal to occur, and it is possible if very little zero sequence flows for the phase compensation to overtake the operating voltage and restrain the relay. Thus, the relay may fail to see a close-in fault if the zero sequence current is quite small. Any time this extreme occurs the phase distance relay will operate. The phase-distance relay will clear the fault when:

$$z_1 > \frac{v_0/I_0}{\kappa_1 + \kappa_2 + p\kappa_0}$$

where Z_1 is positive-sequence relay reach

 V_0 = zero sequence bus voltage for close-in

 ${\rm I}_0={\rm total}$ zero-sequence fault current for close-in fault

K₁, K₂, K₀ pos., neg.- & zero-sequence currentdistribution factors for close-in fault.

CONSTRUCTION AND OPERATION

The type SDG relay consists of: four air gap transformers, three auto-transformers for reach adjustment, four phase splitter-transformers, one isolating transformer which couples the zero sequence network a-c output to the static frequency verifier circuit, one zero sequence current-to-voltage transformer, four phase-splitter and rectifier networks, a double line-to-ground fault desensitizer, one voltage regulating zener diode, a thyristor for the tripping function (if used), and printed circuit assemblies.

The large printed circuit assembly contains a magnitude comparator, frequency check circuit, the

trigger circuit for the thyristor tripping unit, and the zero sequence current detector.

Compensators (TA, TB, TC, TO)

The compensators, which are designated T_A , T_B , T_C and T_O are two-winding air-gap transformers. Each current winding has seven taps which terminate at the tap block. A voltage is induced in the secondary which is proportional to the primary tap and current magnitude. This proportionality is established by the cross sectional area of the laminated steel core, the length of an air gap which is located in the center of the coil, and the tightness of the laminations. All of these factors which influence the secondary voltage have been precisely set at the factory. The clamps which hold the lamination should not be disturbed by either tightening or loosening the clamp screws.

The secondary winding has a single tap which divides the winding into two sections. One section is connected subtractively in series with the relay terminal voltage. Thus a voltage which is proportional to the phase current is subtracted vectorially from the relay terminal voltage. The second section is connected to an adjustable loading resistor (R_1 , R_2 , R_3 , R_4) and provides a means of adjusting the phase angle between primary current and the induced secondary voltage. The phase angle may be set for any value between 60° and 90° by adjusting this resistor. The factory setting is for a maximum sensitivity angle of 75° current lagging voltage.

A tertiary winding M has four taps which may be connected to directly modify the T setting by any value from -18 to +18 percent in steps of 3 percent. The sign of M is negative when the R lead is above the L lead. M is positive when L is in a tap location which is above the tap location of the R lead. The M setting is determined by the sum of per unit values between the R and L lead. The actual per unit values which appear on the tap plate between taps are 0, .03, .09 and .06.

Auto-Transformer (TA1, TB1, TC1)

The auto-transformers T_{A1} , T_{B1} , T_{C1} have three taps on their main winding S which are numbered 1, 2 and 3 on the tap block.

The three secondary windings of the autotransformers are connected in a "broken delta", thus serving as a source of zero sequence voltage for the operating circuit. The primary to secondary turn ratio is 3:1, thus producing the proper zero sequence voltage magnitude as required by the theory of relay operation. Using S=2 or S=3 settings reduces zero sequence voltage in the same proportion as the line-to-neutral voltages.

The auto-transformer makes it possible to expand the basic range of T ohms by a multiplier of S.

Phase-Splitter Transformer (TA2, TB2, TC2, TO2)

The phase splitter transformer provides isolation between the a-c analog network and the magnitude comparer circuitry located on the printed circuit board, and couples the restraint and operating outputs to the phase splitter network. The tap connection on the secondary winding serves as part of the phase splitting circuit that converts a single-phase input into a three-phase output, thus minimizing the ripple of the rectified output.

Isolating Transformer (IO)

The isolating transformer I_O serves two purposes: First it isolates the a-c circuit from the d-c circuit, and second, it produces a secondary voltage in the presence of zero sequence current.

Isolating Transformer (TFV)

The isolating transformer T_{FV} serves two purposes: First, it isolates the a-c circuit from the d-c circuit and second, it steps up the clipped a-c signal to make the frequency check circuit sensitive to low level input signals.

Double Line-to-Ground Fault Desensitizer

The double line-to-ground fault desensitizer in Figs. 5 & 10 consists of the three networks. Each network consists of a resistor and a minimum voltage network. In this network the largest restraint voltage is blocked by a combination of two restraining voltages. If any two restraining voltages become smaller than the third restraint voltage, transistors Q17 and Q18 are turned on the prevent Q1 and Q2 transistors from turning on. When operating voltage becomes larger than the highest restraint the relay is allowed to trip. The desensitizer effect is limited to S=1 setting only and is not effective on the S=2 or S=3 setting. If S=2 or S=3 setting is used for zone 1 the setting should be reduced to 75% of the protected line to avoid overreach on double-line-toground faults.

Magnitude Comparator Circuit (Fig. 15)

The magnitude comparator circuit consists of a minimum voltage network of the voltage balance type in which operating current is caused to flow through a current detector whenever one of the phase restraint voltages becomes smaller than the operating voltage.

Resistors (R9, R10, R11) provide a return path for the operating current.

The current detector consists of a tunnel-diode TD1 and a transistor Q1 When the tunnel diode is switched to the high voltage state, the transistor is turned on. The use of the tunnel diode secures a sharp turn on characteristic for the triggering network.

When transistor Q1 is turned on it in turn switches transistor Q2 on, when transistor Q2 is "on" the collector voltage is raised to high positive voltage that starts the operation of the triggering circuit.

Triggering Circuit for SDG Relay (Fig. 16)

The triggering circuit consists of a four-layer diode D50, resistor R28, diode D51, and pulse transformer TR-1. When G2 transistor is turned on capacitor C6 starts charging to the breakdown voltage of the four layer diode D50.

After breakdown of D50, capacitor C6 discharges through the primary of the TR-1 transformer thus producing a gating impulse that fires the output thyristor QS1 Diode D49 provides a quick discharge of C6 after Q2 is turned off through R24. Diode D51 protects D50 from reverse polarity. The triggering circuit is supervised by the residual overcurrent unit and frequency verifier circuit through diodes D52 and D60. D52 diode bypasses the charging capacitor C6 during the 4 ms. period the frequency verifier output is held at ground potential. D60 performs the same function in the absence of residual current.

Zero Sequence Current Detector (Fig. 17)

To prevent operation of the magnitude comparator during a blown potential fuse or similar condition a zero sequence current detector supervises the operation of the triggering network by preventing capacitor C6 in the triggering circuit from charging, keeping the point "P" at negative potential through the diode D60. The detector employs a tunnel diode (TD3) as a level detector. The tunnel diode is biased through resistor R45 to the high voltage state so that enough voltage is maintained across the base-to-emitter junction of Q8 transistor to keep it conducting.

In the presence of the residual current a current derived negative voltage through transformer ${\bf I}_0$ appears across resistor R41, switching TD3 to the low voltage state, thus turning transistor Q8 off and raising its collector to the positive DC voltage supply level, blocking D60 from discharging the C6 capacitor.

Frequency Verification (Fig. 18)

During certain switching conditions, such as energization of a transmission line, residual currents and voltages may exist of higher frequencies than 60 cycles per second. The frequency verifier prevents relay operation when the operating voltage period is less than 4.3 ms. The frequency verification circuit consists of two functional parts: zerocrossing and commutator circuits. The zero-crossing circuit consists of transistors Q3, Q4, Q5, and Q6. The zero-crossing circuit is used to allow operation in the presence of higher frequencies of small magnitude superimposed on a fundamental of 60 cps. During the positive or negative half cycles of the operating voltage V_{WO}, G3 or G4 transistors are driven into saturation by the output of the TFV transformer. Transistors Q5 or Q6 conduct until capacitors C8 or C10 respectively are fully charged. While either capacitor charges, a voltage output in the form of very narrow pulse is developed across R32 & R33 resistors during the start of each half cycle. This pulse triggers GS2 control switch. When transistors Q3 or Q4 are not conducting, C8 and C10 capacitors discharge respectively through D45 or D44 and the parallel combination of R26 and R30 or R25 and R29.

While QS2 is "on" its anode is only about 0.7 volt above negative, thus preventing capacitor C6 in the triggering circuit from charging for 4.3 milliseconds. The time delay of 4.3 milliseconds is controlled by the resistor R38, the capacitor C11 and the reference Zener diode Z4. After 4.3 milliseconds of delay the control switch QS3 fires applying the voltage of capacitor C9 across QS2, turning it off. This raises the potential of the QS2 anode, leaving the triggering circuit free to operate. After the next zero crossing pulse, QS2 switch is turned on again, the QS3 switch is turned off by capacitor C9. Charge and commutator action is repeated all

over again. Transistor C7 when turned on by the same voltage that fires the gate of C82, discharges timing capacitor C11, thus starting the timing cycle with close to zero charge on the capacitor. If the period of the V_{WO} voltage is less than 4.3 ms. the C7 transistor discharges the timing capacitor thus preventing the turning off of C83 switch. This keeps C82 switch on to prevent operation of the triggering circuit. Capacitors C19 and C20 serve as coupling capacitors to start transient blocking whenever C1 operates, this prevents tripping if V_{WO} — voltage stays at operating level for less than 4 msec.

Output Circuit (Fig. 19)

The output circuit or SDG relay consists of the secondary of the pulse transformer TR-1, diode D46, capacitor C7, resistor R31, and Zener diode Z3. The output of the SDG relay is a thyristor which is gated into conduction by a pulse transformer. The transformer is pulsed as described under "Triggering Circuit Operation". Zener diode Z3, resistor R31 and capacitor C7 form a network protecting the thyristor unit from voltage surges coming through the d-c supply. The function of diode D46 is to short out negative pulses coming from the TR-1 pulse transformer.

In the SDG-1, -2, -3, & -4 relays the output circuitry consists of transistors Q3, Q5, & Q6 and other associated components.

Upon the operation of the C2-transistor in the magnitude comparator circuit, transistor Q3 is driven into conduction by the positive voltage developed across resistor R22. Transistor Q3, in turn, shunts the base drive current of transistor Q5, to turn Q5 off. At the same time the turned on Q3-transistor provides a base current path to transistor Q6 turning it on. An output voltage consequently is developed through transistor Q6, resistor R28, across Q5 and appears at relay terminal 11. In absence of the output from the magnitude and parator circuit the Q5 transistor is biased to conduct through resistor R24 and no output appears at relay terminal 11.

Q7 and QS1 form the pushbutton light circuit that operates an indicating light during a pushbutton check-out procedure.

Pushbutton Check Circuit (Fig. 20)

The pushbutton check circuit is used for inservice operational check-out of the output thyristor.

Depressing the pushbutton provides an internal d-c supply to the thyristor switch and operates the overcurrent circuit. This action must be preceded by the opening of the relay trip circuit (red handle) and relay voltage switch (7). The opening of the voltage switch produces operating voltage conditions in the magnitude comparator that gates the thyristor switch. Operation of the thyristor switch is indicated by the lighting of the bulb built into the pushbutton. A similar circuit is provided in the SDG-1, -2, -3, & -4 relays (See Fig. 10).

CHARACTERISTICS

Distance Characteristics

Fig. 24 shows the relay characteristic in the complex plane is $Z = nZ_{1L} + \frac{3R_G}{F}$ for single line to ground faults where factor F = $K_1 + K_2 + pK_0$, where K_1 , K_2 , K_0 are positive, negative and zero sequence current distribution factors and p = ratioof zero sequence to positive sequence line impedance. Impedance nZ_{1L} is the positive-sequence line impedance from the relay to the fault. The apparent impedance Z must fall within the characteristic shown in Fig. 24 in order to operate. The R-X characteristic is a composite of three circles whose centers are A, B, and C in Fig. 24A. The circle whose center is A is produced from the comparison of faulted phase restraint and operating voltage for a single-line-to-ground fault; whereas the "B" and "C" circles result from sound-phase restraint comparison with operating voltage. Note that part (A) of Fig. 24 applies for the case of a low source impedance vs line impedance; parts (B) and (C) represent increasing amounts of source impedance, or conversely shorter line lengths. The solid-line characteristic is based on current distribution factors for a balance point fault with all breakers closed. As the fault moves toward the relay these distribution factors increase, with the relay approaching the dashed-line characteristic. In the case of Fig. 24C, the dashed-line characteristic is not shown, as it essentially coincides with the solid-line characteristic. Regardless of system conditions, the relay reaches ${
m Z}_{
m C}$ positive-sequence ohms for a fault at the compensator angle. The fact that the circle diameter expands with increasing source impedance is beneficial, since this provides increased fault resistance accommodation for the shorter line applications. By this we mean that it takes a greater $\frac{3R_G}{K_1+K_2+pK_0}$ component to yield a Z phasor which is outside the operate zone. In

Fig. 24C only the faulted phase characteristic is shown, since the other two fall well out of the first quadrant.

One might conclude from Fig. 24 that the relay is not directional since its characteristic includes the origin. This conclusion would be erroneous, since the characteristic equations assume faults in the trip direction per Fig. 14 and do not apply for reversed faults. The relay is directional. In Fig. 24 the second and third quadrants are essentially theoretical since a "negative resistance" is only possible due to out-of-phase infeed. The fourth quadrant is pertinent for series capacitor applications. So we are normally only interested in the first quadrant.

General Characteristics

Impedance settings in ohms reach can be made in steps of 3 percent. The maximum sensitivity angle, which is set for 75 degrees at the factory. may be set for any value from 60 degrees to 82 degrees. A change in the maximum sensitivity angle will produce a slight change in reach for any given setting of the relay. Referring to Fig. 11, note that the compensator secondary voltage output V, is largest when V leads the primary current, I, by 90°. This 90° relationship is approached, if the compensator loading resistor is open-circuited. The effect of the loading resistor, when connected, is to produce an internal drop in the compensator, which is out-of-phase with the induced voltage, IT_A , IT_B or IT_C. Thus the net voltage, V, is phase-shifted to change the compensator maximum sensitivity angle. As a result of this phase shift the magnitude of V is reduced, as shown in Fig. 11. The tap markings are based upon a 75° compensator angle setting. If the resistors R1, R2, R3, and R4 are adjusted for some other maximum sensitivity angle the nominal reach is different than that indicated by the taps. The reach Z_{θ} , varies with the maximum sensitivity angle, θ , as follows:

$$Z_{\theta} = \frac{\text{TS sin } \theta \text{ (1 + M)}}{\text{sin 75}^{\circ}}$$

TAP PLATE MARKINGS

TA, TB, TC (Positive Sequence)

For 1.0-31 Ohms range- 1.2, 1.5, 2 1, 3.0, 4.5, 6.3, 8.7 For .2-4.35 Ohms range- .87, 1.16, 1.45, 2.03, 2.9, 4.06, 5.8

For .2-4.35 Ohms range .23, .307, .383, .537, .69, .92, 1.23

To (Zero Sequence)

For 1.0-31 Ohms range- 3.60, 4.5, 6.3, 9.0, 13.5, 18.9, 26.1

For .75-20 Ohms range- 2.61, 3.48, 4.35, 6.1, 8.2, 12.2, 17.4

For . 2 4.35 Ohms range 0.69, 0.92, 1.15, 1.61, 2.07 2.76, 3.69

$$\frac{(S_A \text{ and } S_C)}{1 \quad 2 \quad 3}$$

 \pm Values between taps $\frac{(M_A \text{ and } M_C)}{.0.3..09..06}$

TIME CURVES AND BURDEN DATA

Operating Time

The speed of operation is shown in Fig. 21. The curves indicate the time in milliseconds required for the relay to provide an output for tripping after the occurance of a fault at any point on a line within the relay setting.

Current Circuit Rating in Amperes (All Ranges, All Settings)

Continuous - 10 Amperes

1 Second -240 Amperes

Burden

The potential burden at 69 volts varies from a maximum of 1.4 volt-amperes at S=1 setting to a minimum of 0.42 volt-amperes based on 69 volts line to neutral per phase. Current burden varies from a maximum of 4.5 volt-amperes at 5 amperes for a maximum T-setting to a minimum of 0.60 volt-amperes for a minimum T-setting. This burden applies to each phase and residual current circuit. D.C. current burden is .07 amperes at all rated voltages.

Trip Circuit Constants

1 Ampere I.C.S.

0.1 ohms d-c resistance

Thyristor (SDG Only)

The thyristor is a three-terminal semiconductor device. In the reverse, or non-conducting direction, the device exhibits the very low leakage characteristics of a silicon rectifier. In the forward, or conducting directions conduction can be initiated by

the application of a control pulse to the control terminal or "gate". If a gate signal is not applied, the device will not conduct at below rated forward blocking voltage. With the application of a gate signal, however, the device switches rapidly to a conducting state characterized by a very low voltage drop and a high current-carrying capability. Once a conduction has been initiated, the gate terminal no longer has any effect. In order to turn the thyristor off the anode-cathode current must be reduced to a value less than the holding current.

It should be noted that the SDG differs from mechanically operated contacts. A certain minimum trip current must flow before the thyristor will latch on. However, voltage will be applies to the load for the duration of each pulse. Pulses are applied to the gate circuit at a rate of four every one milliseconds.

Current Rating Per Circuit:

Ambient Temperature	25°C	50°C	75°C
For 50 ms. (3 cycle breaker)	60 A	49 A	37 _. A
For 83 ms. (5 cycle breaker)	54A	44 A	33A
Continuous	6.5A	4.5A	3A

Trip Circuit Requirements:

$$\frac{Vdc}{R_{LOAD OHMS}} = .25 \text{ amp or more}$$

$$\frac{L_{\text{HENRYS}}}{R_{\text{LO AD OHMS}}}$$
 = .02 or less

Thyristor

Max. forward leakage current at rated voltage = 125°C 8 MA d·c

Max. reverse leakage current at rated voltage = 125° C 8 MA d-c

Max. forward voltage drop at 10 amps = 25°C 1.6 volts

CALCULATIONS AND SELECTION OF SETTINGS

Relay reach is set on the tap plate. Maximum sensitivity angle, θ , is set for 75° (current lagging voltage) in the factory. This adjustment need not be disturbed for line angles of 65° or higher. For line angles below 65°, set θ for a 60° maximum sensitiv-

ity angle, by adjusting R_1 , R_2 , R_3 & R_4 , for zone 1 application only. Set zone 1 reach to be 85% of the line, if S=1 is used; 75% if S=2 or 3.

Assume a desired balance point which is 85% of the total length of the line. The general formulas for setting the ohms reach of the relay are:

$$Z_1 = Z_{1L} \frac{0.85 \text{ Rc}}{R_V}$$
; $Z_0 = Z_{0L} \frac{0.85 \text{ Rc}}{R_V}$

The terms used in this formula and hereafter are defined as follows:

 Z_0 = Zero sequence ohmic reach.

 Z_1 = Positive sequence ohmic reach

 $Z_{1.0} = TS(1 + M) =$ the tap plate setting.

T = Compensator tap value.

S = Auto-transformer tap value.

 θ = Maximum sensitivity angle setting of the relay.

±M = Compensator tertiary tap value. (This is a per unit value and is determined by the sum of the values between the "L" and the "R" leads. The sign is positive when "L" is above "R" and acts to raise the Z setting. The sign is negative when "R" is above "L" and acts to lower the "Z" setting).

Z_{1L} = Positive sequence ohms per phase of the total line section, referred to primary.

Z_{0L} = Zero-sequence ohms per phase of the total line section, referred to primary.

R_c = Current transformer ratio.

R_v = Potential transformer ratio.

The following procedure should be followed in order to obtain an optimum setting of the relay.

Zone 1 Setting (SDG, SDG-1, SDG-2 Relays)

- 1. a. Establish the desired values of Z_1 and Z_0 as above (available from transmission line data) and desired maximum sensitivity angle, θ .
 - b. Determine the desired tap plate value Z' using the formula:

$$Z_1 = Z_1 \frac{\sin 75^\circ}{\sin \theta^\circ}$$
 and $Z_0 = Z_0 \frac{\sin 75^\circ}{\sin \theta^\circ}$

When
$$\theta = 75^{\circ}$$
, $Z_1 = Z_1$ and $Z_0 = Z_0$

- 2. Now refer to Table II or IV giving preferred zone 1 settings for the SDG relays. If the desired reach exceeds the relay range for S=1, use S=2 & Table III or V (set for 75% of line).
 - a. Locate a table value for relay reach nearest to the desired Z' value (it will always be within 1.5% of the desired value.)
 - b. From this table read off the "S", "T" and "M" settings. The "M" column includes additional information for the "L" and "R" lead setting for the specified "M" value. If the desired settings cannot be found on this table proceed to Table III or V to find the desired setting. The relay reach must now be reduced from 85 to 75 percent to avoid overreach on two phase to ground faults on high fault resistance faults.
 - c. Recheck relay settings for \mathbf{Z}_1 and \mathbf{Z}_0 using equation:

$$Z = TS(1 + M)$$

For example, assume the desired reach, Z_1 is 7 ohms at 60° (Step 1a) and Z_0 is 21 ohms at 60°.

Next step is (1b). Making correction of maximum sensitivity angle of the relay to match the characteristic angle of the line (60°) that is different from factory setting of 75°, we find the relay tap setting

$$Z'_1 = 7 \text{ x } 1.11 = 7.77 \text{ ohms}$$

 $Z'_0 = 21 \text{ x } 1.11 = 23.31 \text{ ohms}$

This procedure is followed when R_1 , R_2 , R_3 , R_4 settings are changed, otherwise follow alternative procedure below.

Step (2a). In Table IV we find 7.65 to be the nearest value to 7.77 ohms.

100 x
$$\frac{7.65}{7.77}$$
 = 98.8% or 1.2% from the

desired value

For the Z_0 selection find the nearest value to 23.31 ohms using the same S setting as above. 23.0 ohms is the nearest value.

$$100 \times 23.0 = 98.8\%$$
 or 1.2% within the 23.31

desired value

Step (2b). From Table IV read off:

S = 1

T = 8.7

M = -.12

 $T_0 = 26.1$

 $M_0 = -.12$

The "R" - lead should be connected over "L" - lead, with "L" lead connected to "O" - tap and "R" - lead to tap "09". (The sum of the values between L & R is 0.12)

Step (2c). Recheck Settings.

$$Z_1 = TS(1 \pm M) = 1 \times 8.7(.88) = 7.65$$
 and

$$Z_0' = 1 \times 26.1(.88) = 23.0$$

$$Z_1 = Z_1 \frac{\sin 60^{\circ}}{\sin 75^{\circ}} = 7.65 \text{ x}, 900 = 6.90 \text{ ohm s}$$

at 60°

$$Z_0 = Z_0^1 \frac{\sin 60^\circ}{\sin 75^\circ} = 23.0 \text{ x}.900 = 20.7$$

ohms at 60°

Alternative Calculations and Settings

If it is desired to avoid recalibration of the relay maximum sensitivity setting the following procedure should be followed.

Follow Step 1a as above.

Change Step 1b to compute desired reach according with equation:

$$Z' = \frac{Z}{\cos{(75-\theta)}}$$

Then
$$Z_1 = \frac{7}{\cos{(75.60)}} = \frac{7}{.965} = 7.25w$$

$$Z_0 = \frac{21}{\cos{(75.60)}} = \frac{21}{.965} = 21.75 \,\mathrm{w}$$

Step 2(a) as above From Table IV we find 7.25-value and 21.75 ohm-values as the exact values.

Step 2(b) From Table IV read off

S = 1

T = 6.3 $T_0 = 18.9$

M = +.15 $M_0 = +.15$

Step 2(c) Recheck settings:

$$Z_1 = Z_1 \cos (75^{\circ} - \theta) = 7.25 \times 965 = 7 \text{ ohms}$$

$$Z_0 = Z_0 \cos(.75 - \theta) = 21.75 \times 965 = 21 \text{ ohms}$$

Zone 2 & 3 Settings

For zone 2 and 3 settings use a procedure similar to that for zone 1 described above. Tables II to V give the required settings. There is no need to recalibrate relay for zone 2 or 3 application for difference in maximum torque angle.

Note: The S setting must be the same for both the positive and zero-sequence reach.

SETTING THE RELAY

The SDG relays require settings for the four compensators (T_A , T_B , T_C , and T_O), the three auto-transformer primaries (S_A , S_B , and S_C), and the four compensator tertiaries (M_A , M_B , M_C , and M_O). All of these settings are made with taps on the tap plate, and relay should be deenergized.

Compensator (TA, TB, TC, T0, and MA, MB, MC, M0)

Each set of compensator primary TA, TB, TC, and To, taps terminates in inserts which are grouped on a socket and form approximately three-quarters of a circle around a center insert which is the common connection for all of the taps. Electrical connections between common insert and tap inserts are made with a link that is held in place with two connector screws, one in the common and one in the tap. A compensator tap setting is made by loosening the connector screw in the center. Before removing the screw open switches 12 through 19 to bypass the current around the relay. Remove the connector screw in the tap end of the link, swing the link around until it is in position over the insert for the desired tap setting, replace the connector screw to bind the link to this insert, and retighten the connector screw in the center. Since the link and connector screws carry operating current, be sure that the screws are turned to bind snugly. Compensator secondary tap connections are made through two leads identified as L and R for each compensator. These leads come out of the tap plate each through a small hole, one on each side of the vertical row of "M" tap inserts. The lead connectors are held in place on the proper tap by connector screws.

Values for which an "M" setting can be made are from -.18 to +.18 in steps of .03. The value of a setting is the sum of the numbers that are crossed when going from the R lead position to the L lead position. The sign of the "M" value is determined by which lead is in the higher position on the tap plate. The sign is positive (+) if the L lead is higher and negative (-) if the R lead is higher.

An 'M' setting may be made in the following manner. Remove the connector screws so that the L and R leads are free. Refer to Table II through Table V to determine the desired 'M' value. Neither lead connector should make electrical contact with more than one tap at a time.

Line Angle Adjustment

Maximum sensitivity angle is set for 75° (cur-

rent lagging voltage) in the factory. This adjustment need not be disturbed for line angles of 65° or higher. For line angles below 65° set for 60° maximum sensitivity angle by adjusting the compensator loading resistors R₁, R2, R₃, R₄. Refer to repair calibration under "Maximum Torque Angle Adjustment," when a change in maximum sensitivity angle is desired. For zone 2 and 3 application no need to recalibrate relay.

In general, the change in maximum torque angle adjustment, if desired, can be avoided. In this case the tap plate setting of the relay is adjusted to compensate for difference in the maximum torque angle of the relay (75°) and the characteristic angle of the line 8, according to the following equation:

$$Z_{1,0} = \frac{Z_{1,0}}{\cos{(75^{\circ}-\theta)}}$$

Here Z_{1.0} - Tap Plate Setting.

Z_{1.0} - Desired Ohmic Reach.

TABLE II
.2-4.35 OHMS RELAY RANGE
PREFERRED ZONE 1 IMPEDANCE SETTINGS

								 ,	-						
	-EAD	A P		5,,,	,, EВ ,, E	ר., סא	,,		;			T., EB	в., ол	,,	
CONNECT	"R" LEAD	2	0	.03	0	.03	60.	0	0	.03	.06	60.	60.	90.	90.
បី	".L". LEAD	7 T	90.	90.	60.	60.	90.	.03	0	0	60.	.03	0	.03	0
	L	M -							0	03	90	09	12	15	18
₹		+ M	+. 18	+. 15	+.12	+.09	+.06	+.03	0						
		3.69	4.40	4.25	4. 15	4.04	3.92	3.80	3.69	3.58	3.46	3.36	3. 25	3.14	3.02
		2.76	3.26	3. 18	3. 10	3.00	2.92	2.84	2.76	2.68	2.60	2.51	2.43	2.35	2.26
		2.07	2.44	2.38	2.32	2.26	2.20	2.13	2.07	2.00	1.95	1:88	1.82	1.76	1.70
ZERO SEQUENCE (Z ₀)		1.61	1.90	1.85	1.80	1.76	1.71	1.66	1.61	1.56	1.52	1.47	1.42	1.37	1.32
SEQUE	S II	1.15	1.36	1.32	1.29	1.25	1.22	1. 18	1.15	1.12	1.08	1.05	1.01	.980	.940
ZER		.921	1.09	1.06	1.03	1.00	975	.950	.921	.892	.865	.840	.810	.782	755
		69.	.815	.794	.772	.754	.732	.710	69.	.670	.650	.627	.607	.587	. 565
		$_{ m T_0}$													
		1.23	1.45	1.41	1.38	1.34	1.30	1.27	1. 23	1. 19	1.15	1. 12	1.08	1.05	1.01
		.92	1.09	1.06	1.03	1.00	975	.950	.9 20	.892	.865	.840	.810	.782	.755
(z ₁)		69.	.815	.794	.772	.754	.732	.710	69.	.670	.650	.627	709.	.587	.565
UENCE	_	.537	.632	.617	.601	.585	.570	.555	.537	.520	.505	. 488	.472	.456	.440
POSITIVE SEQUENCE (Z1)	S = 1	.383	.452	.441	.430	.418	.405	.396	.383	.370	.360	.348	.336	.324	.314
POSIT		.307	.362	.352	.344	.335	.325	.316	.307	.298	.288	.280	. 270	. 260	. 252
		. 230	.272	.264	. 258	.251	.244	.237	.230	. 223	.216	.209	. 202	. 195	. 188
		Ĺ-													

TABLE III .2-4.35 OHM RELAY RANGE

PREFERRED ZONE 2 & 3 IMPEDANCE SETTINGS

	۵				בעע	۲،, ۵۸							۷08		
CT	"R" LEAD	TAP		Γ	a,, a <u>a</u>	r						1	<u> </u>		
CONNECT		은	0	.03	0	.03	60.	0	0	.03	90.	60.	60.	90.	90.
	". L".	TAP	90.	90.	60.	60.	90.	.03	0	0	60.	.03	0	.03	0
	_	—M							0	03	90.–	09	12	15	18
	Ε	W+	+. 18	+.15	+.12	+.09	+.06	+.03	0						
	6	3.69	12.1	12.7	12.4	12.1	11.8	11.4	11. 1	10.7	10.4	10.1	9.8	9.4	9.1
	Š	2.76	9.80	9.55	9.30	9.05	8.80								
z ₀)		3.69	8.70	8.48	8.25	8.05	7.80	09.7	7.38	7.15	6.94	6.70	6.50	6.27	6.05
ZERO SEQUENCE SETTINGS (Z ₀)		2.76	6.50	6.35	6.20	6.00	5.85	5.70	5.52	5.35	5.16	5.00	4.85	4.67	4.50
SETT		2.07	4.90	4.76	4.65	4.52	4.40	4. 26	4.14	4.02	3.90	3.78	3.66	3.55	3.40
UENCE	= 2	1.61	3.80	3.70	3.60	3.50	3.41	3.32	3. 22	3.12	3.02	2.94	2.83	2.74	2.64
to seq	Ä	1.15	2.72	2.65	2.58	2.50	2.44	2.37	2.30	2.24	2.16	2.09	2.02	1.95	1.79
ZEF		.921	2.17	2. 12	2.06	2.00	1.95	1.90	1.84	1.78	1.73	1.67	1.62	1.56	1.50
		69.	1.63	1. 59	1.55	1.51	1.46	1.42	1.38	1.34	1.30	1.25	1.21	1.17	1.13
		$_{ m T_0}$			-										
	ю	1.23	4.40	4.25	4.15	4.04	3.92	3.80	3.69	3.58	3.46	3.36			
	S .	.92	3.26	3. 18	3.10	3.00	2.92			,,,		.,			
(Z ₁)		1. 23	2.90	2.82	2.76	2.68	2.60	2.53	2.46	2.40	2.32	2.24	2.17	2.10	2.08
TINGS		.92	2.17	2.12	2.06	2.00	1.95	1.90	1.84	1.78	1.73	1.67	1.62	1.56	1.50
CE SET		69.	1.63	1.59	1.55	1.51	1.46	1.42	1.38	1.34	1.30	1.25	1.21	1.17	1.13
QUENC	- 2	.537	1.26	1. 23	1.20	1.17	1.13	1.10	1.07	1.04	1.01	975	.940	.910	.880
POSITIVE SEQUENCE SETTINGS (Z ₁)	: S	.383	.905	.880	.860	.835	.810	.790	.766	.740	.716	695	.674	.650	.625
POSIT		30.7	.724	. 704	. 688	. 670	. 650	.632	. 614	. 596	. 576	. 560	. 540	520	.504
		230	544	528	516	502	488.	474	460	446	.432	4 18	404	390	.376
		T .	•	•	•	•	• 1			•	•	<u></u>	•	-	•

TABLE IV
1.1-31 OHMS RELAY RANGE
PREFERRED ZONE 1 IMPEDANCE SETTINGS

	LEAD	A A		٠,١٤،،	OVER	۰۰۲۰۰					,,	,, EB	.в., о	•	
CONNECT	"R" L	0	0.	.03	0	.03	60.	0	0	.03	90.	60.	60.	90.	90.
U	"L"	TAP	90.	90.	60.	60.	90.	.03	0	0	60.	.03	0	.03	0
		M -							0	03	90.–	09	12	15	18
*		+ M	+. 18	+.15	+. 12	+.09	+.06	+.03	0						
		26.1	30.8	30.0	29.3	28.4	27.7	26.9	26.1	25.2	24.5	23.7	23.0		
		18.9	22.2	21.7	21.2	20.6	20.0	19.5	18.9	18.3	17.7	17.2	16.6	16.0	
(0)		13.5	15.9	15.5	15.1	14.7	14.3	13.9	13.5	13.1	12.7	12.3	11.9	11.5	11.1
ENCE (Z		9.0	10.6	10.4	10.1	9.81	9.54	9.27	9.0	8.73	8.46	8.19	7.92	7.65	
ZERO SEQUENCE (Z ₀)	S	6.3	7.45	7.25	7.05	6.89	6.70	6.50	6.30	6.10	5.90	5.74	5.55	5.35	
ZER		4.5	5.30	5.17	5.04	4.90	4.77	4.64	4.50	4.36	-				
		3.6	4.25	4.15	4.05	3.94	3.82	3.71	3.6	3.50	3.38	3.27	3.16	3.06	2.95
		$_{ m T_0}$							·						
		8.7	10.2	10.0	9.75	9.50	9.25	8.95	8.70	8.45	8.15	7.90	7.65		
		6.3	7.43	7.25	7.05	68.9	6.70	6.50	6.30	6. 10	5.90	5.74	5.55	5.35	
(z¹)		4.5	5.3	5.17	5.04	4.90	4.77	4.64	4.50	4.36	4.23	4. 10	3.96	3.82	3.69
POSITIVE SEQUENCE (Z1)	_	3.0	3.54	3.45	3.36	3.27	3.18	3.09	3.00	2.91	2.82	2.73	2.64	2.55	
VE SEQ	S = 1	2.1	2.48	2.42	2.36	2.29	2.22	2.16	2.10	2.04	1.97	1.91	1.85	1.77	
POSITI		1.5	1.77	1.73	1.68	1.64	1.59	1.55	1.5	1.45					
		1.2	1.42	1.38	1.34	1.31	1.27	1.24	1.20	1.16	1.13	1.09	1.06	1.02	0.99
		H								-					

TABLE V
1.1-31 OHMS RELAY RANGE
PREFERRED ZONE 2 & 3 IMPEDANCE SETTINGS

S = 2 S = 3 S = 3 S = 4.5 6.3 8.7 To 3.6 4.5 6.3 9.0 13.5 14.5 6.0 3.3 4.44 6.90 10.35 14.1 19.5 27.7 27.0 27.	CONNECT	S = 3 "L" LEAD	9 26.1 +M -M TAP TO TO	.6 92.5 + 18 .06 0	1.90.0 +.15 .06 .03	63.6 87.5 + 12 .09 0 R.	85.2 +.09 .03 .03	83.0 + 0.0 90.	80.5 +.03 0	78.3 0 0 0 0	75.803 0 .03	73.506 .09 .06	71.0 —.09 .03 .09 R	68.812 0 .09	. 15 .03 .06	
S = 2 1.5	ZERO SEQUENCE SETTINGS (Z ₁)	11	3.6 4.5 6.3 9.0 13.5 18.9 26.	50 10.6 14.9 21.2 31.8 44.5 61.	10.34 14.5 20.7 31.0 43.5	10.08 14.1 20.2 30.2 42.4 58.	9.80 13.8 19.6 29.4 41.2 56.	9.54 13.4 19.1 28.6 40.0 55.	9.28 13.0 18.5 27.8 39.0 53	9.0 12.6 18.0 27.0 37.8 52.	8.72 12.2 17.5 26.2 36.6 50.	11.8 16.9 25.4 35.4	54 11.5 16.4 24.6 34.4	32 11.1 15.8 23.8 33.2	10.7 15.3 23.0	
	(z ₁)	- 11	6.3 8.7	5 22.3	21.6	21.2 29		5 27			9 25.	3 24.	8 23.			
	POSITIVE SEQUENCE SETTINGS	- 11	5 2.1 3.0 4.5	54 4.96 7.08 10.62 14.9	4.84 6.90 10.35 14.5	4.72 6.72 10.08 14.1	28 4.58 6.54 9.81 13.8	18 4.44 6.36 9.54 13.4	10 4.32 6.18 9.27 13.0	4.20 6.0 9.0 12.6	4.08 5.82 8.73 12.2	5.64 8.46 11.8	5.46 8.19 11.5	5.28 7.92 11.1	54 5.10 7.65	

INSTALLATION

The relays should be mounted on switchboard panels or their equivalent in a location free from dirt, moisture, excessive vibration and heat. Mount the relay by means of the mounting stud for the type FT projection case or by means of the four mounting holes on the flange for the semi-flush type FT case. Either the stud or the mounting screws may be utilized for grounding the relay. The electrical connections may be made directly to the terminals by means of screws for steel panel mounting or to the terminal stud furnished with the relay for thick panel mounting. The terminal stud may be easily removed or inserted by locking two nuts on the stud and then turning the proper nut with a wrench.

For detailed information on the FT case refer to I.L. 41-076.

EXTERNAL CONNECTIONS

Figure 22 shows typical connection for single zone protection using an SDG relay.

ACCEPTANCE TEST

Acceptance tests consists of:

- 1. A visual inspection.
- 'Push-button' check.
- 3. An electrical test to make certain that the relay measures the balance point impedance accurately.

1. Visual Inspection

Give a visual check to the relay to make sure there are no loose connections, broken resistors or broken wires.

.2-4.35 ohm relay .75-20 ohm relay 1.0-31.0 ohm relay

all T= = 1.23	all T = 5.8	all T = 8.7
$T_0 = 3.69$	$T_0 = 17.4$	$T_0 = 26.1$
all $S = 1$	all $S = 1$	all $A = 1$
all $M = +.18$	all $M = +.18$	all $M = +.18$

2. Push-Button Check

Using the test connections of Fig. 23. Connect the a-c voltages as per test no. 1. No current connections are required. Connect the rated d-c voltages as shown. Open circuit the connections to

terminal no. 7. Set $V_{BN} = V_{CN} = 70$ Volts. Depress the white pushbutton. The pushbutton should light. If the pushbutton does not light, connect a d-c voltmeter or a 25 watt lamp as per Fig. 23. The voltmeter should have a minimum deflection of at least 5 volts. If there is a deflection but the lamp does not light this indicates a fault in the pushbutton circuit. If there is no indication proceed with the electrical test to isolate the fault in the pushbutton circuit or the relay.

3. Electrical Tests

Distance Unit

Tripping is indicated for the SDG relay when the 25 watt lamp shown on Fig. 23 turns on and for SDG-1, -2, -3, & -4 relays when DC voltmeter indicates a minimum deflection of 5 volts for balance point condition. Refer to Fig. 23 for all test connections.

For .2-4.35 Ohm Relay

- A. Use connections for test No. 5 and set V_{AN} voltage = 20 volts. $V_{BN} = V_{CN} = 70$ volts. Set the phase shifter for 75° current lagging voltage.
- B. The relay current required to make the trip should be between 8.0-8.6 amp.
- C. Use connections for Test No. 6 and set V_{BN} voltage = 20 volts. $V_{AN} = V_{CN} =$ 20 volts. Set the phase shifter as above. The relay trip current should be 8.0-8.6 amps.
- D. Use connections for Test No. 7 and set $V_{CN}=20$ volts $V_{AN}=V_{BN}=70$ volts. Set the phase shifter as above. The SDG relay trip current should be 8.0-8.6 amp.

For 1.0-31.0 ohm relay and .75-20 ohm Relay

- A. Use connections for test #5 and set $V_{\rm AN} = V_{\rm BN}$ = $V_{\rm CN} = 70$ volts. Set the phase shifter for 75° current lagging voltage. The relay trip current should be 3.95-4.20 amperes for 1-31 ohm relays and 5.95-6.30 amp for .75-20 ohm relays.
- B. Use connections for test #6 and set $V_{AN} = V_{BN} = V_{CN} = 70$ volts, and set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes for 1-31 ohm relays and 5.95-6.30 amp. for .75-20 ohm relays.

C. Use test connections for test #7 and set $V_{\rm AN} = V_{\rm BN} = V_{\rm CN} = 70$ volts. Set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes for 1-31 ohm relays and 5.95-6.30 amp. for .75-20 ohm relays.

If the electrical response is outside the limits a more complete series of tests outlined in the section titled "Calibration" may be performed to determine which component is faulty or out of calibration.

If it is desired to check relay response at some other settings use following equation for the trip value of current.

$$I = 3V_{LN}$$
, Where p = $\frac{Z_0}{Z_1}$

Z₀ = Zero sequence reach

 Z_1 = Positive sequench reach (in above cases p = 3)

WARNING If testing required trip current over 15 amp. over prolonged periods, it is recommended that a heavy short lead be connected from terminal 19 to the center tap of To-socket. Also connect a jumper lead from terminal 16 to terminal 1 on the large printed circuit board for SDG-1 and SDG-3 relays and terminal 2 to terminal 4 for SDG-relay on the large printed circuit board. (Lower set of terminals rear view).

MAXIMUM TORQUE ANGLE

Maximum torque angle check is optional. In general, this check is complicated for SDG, SDG-1 and SDG-2 relays by the presence of transient blocking circuit, and the two-phase-to-ground fault desensitizer circuit.

The presence of transient blocking circuit requires that check for maximum torque angle should be made going from non-tripping to tripping condition at each end of the tripping range of the relay under test. Since the lab method of testing as used here presents artificial voltage conditions under certain voltage and phase angle condition two-phase-to-ground desensitizer will distort phase angle response; hence, it is required to disable the 2ϕ -G circuit by jumpering terminal for SDG-1 and SDG-2

#10 to #1 on large printed circuit board (for SDG-relay jumper #10 terminal to #4).

Phase A Check

Use connection #5. Relay tap settings should be the same as before. For all ranges set $V_{AN}=20$ volts, VBN-VCN = 70 volts.

Set current for 1-30 ohm relay for 1.54 amp, for .75-20 ohm relay for 2.30 amp and for .2-4.35 ohm relay for 11 amp. Set phase-shifter for 75°-current lagging V_{AN} -voltage. Turn phase-shifter toward 0° after relays have dropped out reverse phase-shifter rotation and note the angle (ϕ 1) at which relay is fully tripped. Then rotate the phase-shifter past the 75° until relay resets again. Then rotate phase shifter toward 75° again until relay is fully tripped. Note the angle again (ϕ 2).

Maximum

Maximum torque angle is equal then to

$$\frac{\phi_1 + \phi_2}{2} = 75^{\circ} (\pm 3^{\circ})$$

Any other T setting may be used, except use 130% current of the trip current at 75° angle.

Phase B Check

Use connection #6. Set V_{CN} = 20 volts. V_{AN} = V_{BN} = 70 volts. Otherwise follow the same procedure as for Phase A.

When check is completed, remove the jumper.

TWO-PHASE-TO-GROUND DESENSITIZER CHECK

Use connection #5, except no current connection is required for this test.

AB - Combination

Set $V_{\rm CN}$ = 70 V. $V_{\rm AN}$ = $V_{\rm BN}$ = 20 volts. Check d-c voltage on small P.C. board located just behind R1-R4 potentiometer terminal "10" (positive) located behind R1-potentiometer (second from the bottom) and relay terminal "2". It should measure 11.5-13.5 volts.

Set $V_{CN} = 75$ V. $V_{AN} = V_{BN} = 10$ volts. The DC voltage should measure 16.5-18.5 volts.

BC - Combination

Same check as for AB-except first set V_{AN} = 70V. V_{BN} = V_{CN} = 20 volts and then V_{AN} = 75V. V_{BN} = V_{CN} = 10 volts.

CA - Combination

Same check as for AB-except first set $V_{\rm BN}$ = 70V. $V_{\rm CN}$ = $V_{\rm AN}$ = 20 volts and then $V_{\rm BN}$ = 75V, $V_{\rm CN}$ = $V_{\rm AN}$ = 10 volts.

Overcurrent Unit

Check operation of the overcurrent unit by using test connection #5 of the Fig. 23. Set $V_{AN}=0$, $V_{BN}=V_{CN}=70$ volts. The .2-4.35 ohm relay should operate at .75-.83 ampere, and the 1-31.0 ohms relay and .75-20 ohms relay should operate at .37-.420 amperes. If not, check adjustment of R45 for SDG relay and R48 for SDG-1 and SDG-3 relays.

Frequency Verifier

Use connection #5. Set $V_{\rm AN}=0$ volts, $V_{\rm BN}=V_{\rm CN}=70$ volts. Output of the Frequency Verifier is observed at test point TP6-for SDG Relay or TP10-for SDG-1 and SDG-2 relays. Use oscilloscope or DC voltmeter to observe the output. If oscilloscope is used, the output should be a positive pulse having 4.0 to 4.3 millisecond width at the base. If voltmeter is used the voltage at the test point should be approx. one helf of the voltage across the power zener (Z_1) . This voltage is controlled by value of R38-resistor and C11-capacitor for SDG-relay or R43 and C10-for SDG-1 and SDG-2 relays. Smaller value of these components will increase the pulse width, and increase the voltage magnitude at test point.

Indicating Contactor Switch (ICS) (SDG Only)

With the SDG relay tripping, pass sufficient d-c current through the trip circuit to close the contacts of the ICS. This value of current should be not less than 1.0 ampere or greater than 1.2 amperes, for the 1 ampere ICS. The current should not be greater than the particular ICS tap setting being used for the 0.1-2.0 ampere ICS. The operation indicator target should drop freely.

The contact gap should be approximately 0.047" for the 0.2-2.0 ampere unit and 0.070" for the 1.0 ampere unit between the bridging moving contact and the adjustable stationary contacts. The bridging moving contact should touch both stationary contacts simultaneously.

ROUTINE MAINTENANCE

The relays should be inspected periodically, at such time intervals as may be dictated by experience, to insure that the relays have retained their calibration and are in proper operating condition.

"In-Service Test" (If relay is set for S = 1 only)

In-service testing is performed as follows:

- 1. Open relay trip circuit by opening red handle switch No. 11.
- 2. Open relay voltage terminal 7.
- Press white pushbutton. Pushbutton light should light.

This test checks out the operation of the magnitude comparator and output circuitry.

REPAIR CALIBRATION

Use the following procedure for calibrating the relay if the relay has been taken apart for repairs or the adjustments disturbed.

For easier access to the parts, the relay should be tested without the case.

Part A Preliminary Settings

- 1. Set R9, R10, R11 resistors if they are adjustable type (located in front) using the following procedure: (To set resistors loosen the adjustable band and carefully move the band to a different setting. Retighten the band so not to damage resistance wires.)
 - a. Remove the printed circuit board(s) (PCB) in the rear of the relay.
 - b. Using a bridge type instrument, set the adjustable band next to the fixed terminal having the wire connection to measure 1600 (± 35) ohms
 - c. Set the second adjustable band from the same fixed terminal to measure a total $6000 \ (\pm 100)$ ohms.
- 2. Set R₁-R₂-R₃-R₄ potentiometers fully counterclock wise for maximum resistance.
- 3. Set relay for S=1, M=+18 ("L" lead over "R" lead), all T=8.7, T_0 =26.1 for the 1.0-31.0 ohm relays and for the .2-4.35 ohms relay all T=1.23

and $T_0 = 3.69$, or all T = 5.8, $T_0 = 17.4$ for .75-20 ohms relay.

Part B Voltage Circuit Tests

- 1. Apply 3 phase balanced voltages as per test 1 of Fig. 23, except no current is applied.
- 2. Set $V_{AN} = V_{BN} = V_{CN} = 70$ volts a.c. Measure following a-c voltages:

From relay terminal 6 to $S_A = 1 \text{ Tap}$ 70 (±1) volts

From relay terminal 6 to $S_A = 2$ Tap 140 (± 2) volts

From relay terminal 6 to $S_A = 3 \text{ Tap}$ 221(±3) volts

From relay terminal 6 to R_A lead $39.2(\pm 5)$ volts

Repeat the same measurements for S_B , S_C , and R_B , R_C -leads.

- 3. Disconnect R_0 -lead from M_0 =0 Tap and measure the voltage from relay terminal "4" to the R_0 -lead. It should be below 0.5 volts ac.
- 4. Apply rated d-c voltage to the relay. Check the d-c voltage across the lower set of plug-in terminals (rear view) "5" and "1" for the SDG-1, -2, -3, & -4 relays and terminals "6" and "4" for the SDG-relay. It should measure 20 (±2) volts. (Notice 250 V. d-c relay requires external resistor).
- 5. Plug in the lower and upper boards.

Part C Potentiometer Adjustments

NOTE: All potentiometers are the locked type and should be unlocked before adjustment and locked after adjustment is complete.

- 1. Set R1, R2, R3, R4, R5, R6, R7, R8 for maximum setting (counter-clockwise).
- Measure the voltages with a Rectox type voltmeter across the specified terminals of the small upper terminal board located in the rear. All the following measurements are done on the small upper board. Terminal numbers refer to this board only.

R5-Adjustment

Measure the voltage across terminals 2 & 3.

Adjust R5 until voltages across 4 & 2 and 4 & 3 are equal (\pm .1 volt) to each other and are within 1.0 volt of voltage across 2 & 3. If oscilloscope is available observe voltage across R9 and set R5 so that all peaks on the 360 Hz ripple are equal.

R6-Adjustment

Measure the voltage across terminals 6 & 8. Adjust R6 until voltages across terminals 7 & 6 and 7 & 8 are equal (\pm .1 volt) to each other and are within 1.0 volt of voltage across 6 & 8. If oscilloscope is available observe voltage across R10 and set R6 so that all peaks are equal.

R-7 Adjustment

Measure the voltage across terminals 17 & 18. Adjust R7 until voltages across terminals 15 & 18 and 15 & 17 are equal (± 0.1 volt) to each other and are within 1.0 volt of voltage across 17 & 18. If oscilloscope is available observe voltage across R11 and set R7 so that all peaks are equal.

R8-Adjustment

Reduce V_{AN} to zero and measure the voltage across terminals 11 & 12. Adjust R8 until voltages across terminals 14 & 11 and 14 & 12 are equal (±0.1 volt) to each other and are within 1.0 volt of voltage across 11 & 12. If oscillo scope is available observe voltage across R12 and set R8 so that all valleys are equal.

Maximum Torque Angle Adjustment

Disconnect all R & L-leads and Jumper Relay Terminals 5 and 6.

R-1 Adjustment

For the 1.0-31.0 ohm relay use the #1 test connection of Fig. 23. Apply 5.08 amp. a-c current to the relay. Set $V_{\rm AN}$ = 45 volts and $V_{\rm BN}$ = $V_{\rm CN}$ = 0 volts. Set the phase shifter for 75° current lagging voltage. For the .75-20 ohm relay apply 7.6 amps.

For .20-4.35 ohm relay use the same procedure as above except set the current for 15.65 amp. and $V_{\rm AN}$ = 20.0 volts.

Insert an a-c voltmeter of 0-3 volts range between R_A-and L_A-leads. Adjust R1-potentiometer for a minimum (''null''-reading) and lock R1 in place. Vary current slightly to achieve lower ''null'' reading.

R2-Adjustment

Use #2 test connections of Fig. 23. Set $V_{BN}=45$ volts and $V_{AN}=V_{CN}=0$ volts. Set $I_B=5.08$ amps. 75° lagging V_{BN} . (Modify voltage and current settings for the .2-4.35 ohm and .75-20 ohms relays as above). Measure the voltage between R_B & L_{B^-} leads. Adjust R2-potentiometer for a minimum ("null"-reading) and lock R2 in place.

R3-Adjustment

Use the #3 test connections of Fig. 23. Set $V_{CN}=45$ volts and $V_{AN}=V_{BN}=0$ volts. $I_{C}=5.08$ amp. 75° lagging V_{CN} . (Modify voltage and current for the .24.35 ohm and .75-20 ohms relays as above).

Measure the voltage between R_C and L_C -leads Adjust R3-potentiometer for a minimum ("null"-reading) and lock R3 in place.

R4-Adjustments

Remove jumper from relay terminals 5 and 6. Use the #4 test connections of Fig. 23. Connect all "L"-and "R"-leads back to previous setting. Set $V_{\rm CN}=0$ and $V_{\rm AN}=V_{\rm BN}=70$ volts. Set $I_{\rm C}=2.34$ amp. 75° lagging $V_{\rm CN}$. (For the .2 to 4.35 relay set $V_{\rm CN}=0$ and $V_{\rm BN}=V_{\rm AN}=45$ volt. $I_{\rm C}=9.9$ amperes). Measure the voltage between R_0 and the lowest M_0 -tap marked "0". Adjust the R-4 potentiometer for minimum voltage ("null"-reading) and lock R4 in place. For 0.75-20 ohms relay set $V_{\rm CN}=0$, $V_{\rm AN}=V_{\rm BN}=70$ volts, $I_{\rm C}=3.51$ amps.

Part D.M. Taps Check

Use a Rectox type voltmeter

M_A-Taps — Use test connection #1 of Fig. 23. Pass 10 amp. current through the relay. The voltage should read the following:

1.5 (± 2) volts For between 0 tap and .03 tap 6.0 (± 2) volts 1-30 between 0 tap and .09 tap 9.0 (± 2) volts Ohms between 0 tap and .06 tap

1.0 $(\pm$.1) volts For between 0 tap and .0.3 tap 4.0 $(\pm$.1) volts .75-20 between 0 tap and .09 tap

6.0 (±.1) volts Ohms between 0 tap and .06 tap

 M_B -Taps-Use test connection #2 and repeat above.

 M_{C} -Taps-Use test connection #3 and repeat above.

M0-Taps-Use test connection #4 and repeat above.

For . 2-4. 35 ohm rel ay

NOTE: Provide a jumper from terminal 19 to center tap of the T₀ tap block for the SDG, SDG-1, and -3 relays.

 M_A -Taps-Use test connection #1 of Fig. 23. Pass 20 amp. of current through relay. The voltage should read the following:

.425 (±.05 volts) between "0" tap and ".03" tap 1.70 (±.1 volts) between "0" tap and ".09" tap 2.55 (±.1 volts) between "0" tap and ".06" tap

 $\ensuremath{\text{M}_{\text{B}}\text{-}\text{Taps-Use}}$ test connection #2 and repeat above.

M_C-Taps-Use test connection #3 and repeat above.

 M_0 -Taps-Use test connection #4 and repeat above.

Part E Impedance Tests

Tripping is indicated for the SDG relay when the 25 watt lamp shown on Fig. 23 turns on and for SDG-1, -2, -3 & -4 relays when DC voltmeter indicates minimum deflection of 5 volts for balance point condition, but should rise over 18 v.d.c. when current is increased. Refer to Fig. 23 for all test connections.

For .2-4.35 Ohm Relay

- A. Use connections for test No. 5 and set V_{AN} voltage = 20 volts. $V_{BN} = V_{CN} = 70$ volts. Set the phase shifter for 75° current lagging voltage.
- B. The relay current required to make the trip should be between 8.0-8.6 amp.
- C. Use connections for Test No. 6 and set V_{BN} voltage = 20 volts. $V_{AN} = V_{BN} = 70$ volts. Set the phase shifter as above. The SDG relay trip current should be 8-8.6 amp.
- D. Use connections for Test No. 7 and set VCN = 20 volts. $V_{AN} = V_{BN} = 70$ volts. Set the phase shifter as above. The SDG relay trip current should be 8.0-8.6 amp.

For 1.0-31.0 Ohm Relay

- A. Use connections for test #5 and set $V_{AN} = V_{BN} = V_{CN} = 70$ volts. Set phase shifter for 75° current lagging voltage. The relay trip current should be 3.95-4.20 amperes. (5.95-6.30 amp. for .75-20 ohm relay)
- B. Use connections for test #6 and set $V_{AN} = V_{BN} = V_{CN} = 70$ volts, and set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes. (5.95-6.30 amp. for .75-20 ohm relay)
- C. Use test connections for test #7 and set $V_{AN} = V_{BN} = V_{CN} = 70$ volts. Set the phase shifter as above. The relay trip current should be 3.95-4.20 amperes. (5.95-6.30 amp. for .75-20 ohm relay)

If it is desired to check relay response at some other settings use following equation for the trip value of current.

$$I = \frac{3V_{LN}}{(2+p)Z_1}, \text{ Where } p = \frac{Z_0}{Z_1}$$

Z₀ = Zero sequence reach

Z₁ = Positive sequence reach (in above cases p = 3)

WARNING: If testing requires trip current over 15 amp. over prolonged periods, it is recommended that a heavy short lead be connected from terminal 19 to the center tap of T₀-socket. Also connect a jumper lead from terminal 16 to terminal 1 on the large printed circuit board for SDG-1 and SDG-3 relays and terminal 2 to terminal 4 for SDG-relay.

(Lower set of terminals rear view).

Let
$$V_{AN} = V_{BN} = V_{CN} = 70$$
 volts.

Change all the S setting to S = 3 and repeat the impedance test. Trip current for the 1.0-31.0 ohm relay should be 2.66-2.87 amp. and 9.4-10.0 amp. for the .2-4.35 ohm relay and 4.0-4.30 amp for .75-20 ohms relay.

LOW- VOLTAGE BALANCE POINT CALIBRATION

When performing this test on SDG, SDG-1, or

SDG-3 relays that have 1.0-30.0 ohms reach or .75-20.0 ohms reach disable I₀-circuit by jumpering terminal 16 to 1 on large printed circuit board for SDG-1 and SDG-3 relays and terminals 2 and 4 for SDG-Relay.

SDG - SDG-1 - SDG-2 Relays

- 1. Use connection #5: Set $V_{AN}=2.5V$, $V_{BN}=V_{CN}=70V$. Set phase shifter for current laging voltage by 75°. Check pick-up current. Note it.
- 2. Use connection #6. Set $V_{BN} = 2.5V$. $V_{AN} = V_{CN} = 70 V$. Check pick-up current. Note it.
- 3. Use connection #7. Set V_{CN} = 2.5V. V_{AN} = V_{BN} = 70V. Check pick-up current. Note it.

The pick-up currents for each test should be within the following limits.

.24.35 ohms	1.05-1.15 amp.
.75-20.0 ohms	.208232 amp.
1.0-31.0 ohms	.140155 amp.

If the currents are outside their limits the following procedure should be followed. Set V_{AN} = $V_{BN} = V_{CN} = 70$ volts as close to each other as possible. Use connection #5. No current is applied. Measure DC-voltage across R9, R10, R11-resistors. Readjust potentiometers P5, P6, P7 until the voltages across R9, R10, R11 are as close to each other as possible. These voltages should be in 20-25 volts range. In most cases only slight adjustment of P5, P6 or P7 will be required. Then recheck pickup current again. If the pickup currents are close together but outside the specified limits, change Rx-resistor to lower value for lower pickup current, and conversely increase it for higher values of pickup. Note the P5, P6, P7 are interacting. Hence, recheck all three voltages after each adjustment. If difficulties in balancing at 2.5 volts persist, use the same test as for SDG-3 and SDG-4 below.

SDG-3 and SDG-4

Same procedure as above except use 5 volts instead of 2.5 volts as low-voltage check point the pickup currents should be as below:

.2-4.35 ohms	2.10-2.30 amp.
.75-20.0 ohms	.416464 amp.
1.0-30.0 ohms	.280310 amp.

Use the same P5-P6-P7 adjustment procedure as above.

Indicating Contactor Switch (when used)

With the relay tripped, pass sufficient d-c current through the trip circuit to close the contacts of ICS. This value of current should be not less than 1.0 ampere, nor greater than 1.2 amperes for the 1 ampere ICS. The current should not be greater than the particular ICS Setting being used for the 0.2-2.0 amperes ICS. The operation indicator target should drop freely.

The contact gap should be approximately 0.047"

for the 0.2-2.0 ampere unit and 0.070" for the 1.0 ampere unit between the bridging moving contact and the adjustable stationary contacts. The bridging moving contact should touch both stationary contacts simultaneously.

RENEWAL PARTS

Repair work can be done most satisfactorily at the factory. However, interchangeable parts can be furnished to the customers who are equipped for doing repair work. When ordering parts, always give the complete nameplate data, and component style number given in the electrical parts list.

ELECTRICAL PARTS LIST

——			I AKIS LIST		
Circuit Symbol	Description	Westinghouse Style Number	Circuit Symbol	Description	Westinghouse Style Number
Printed Circuit Board	d (SDG-1, -2)	836A777H01	Printed Circuit	Board (SDG) (Fig. 28)	Cont.
	4) (Fig. 26)	836A777H03		() (3 · 2 ·)	
·				ZENER DIODES	
	DIODES		Z 3	1R200	629 A369 H01
D1 to D24	B2N9	837A692H04	Z4	1N759 A	837A693H01
D37-D38-D62-D67-D7	0 1N3283	837A692H02	Z5	1N3805A	185A089H05
CO	NTACT STRIP			111000011	100110001100
	MIACI SIKI	187A637H02		POTENTIOMETER	
Printed Circuit Board	1	670B499H01	R45	$2.5 \text{K Qhm}^{-1}_4 \text{W}$.	629А430Н03
	g. 27 A) - 125 V. D.C.	670B499H01			
	3) (Fig. 27B)	670B499H02		RESISTORS	
-	4) (Fig. 27C)	670B499H03	R17	100 Ohm-½W.	629A531H08
	g. 27A) 48V.D.C.	670B499H04	R18	56 Ohm-½W.	629A531H02
			R19	1.5K Ohm-½W.	629 A531H36
	CAPACITORS		R20-R21-R46	2.7K Ohm-1/2W.	629A531H42
C13-C14-C15	.5 MFD.	187A624H03	R24	22K Ohm-1/2W.	629A531H64
	DIODEC		R25-R26	68K Ohm- $\frac{1}{2}$ W.	629A531H76
	DIODES		R28	2.7 K Ohm- $\frac{1}{2}$ W.	629A531H42
D54-D55	1N4385	184A855H14	R29-R30	$39K \text{ Ohm-}\frac{1}{2}W$.	629A531H70
	RESISTORS		R31-R37-R36	$470K \text{ Ohm-}\frac{1}{2}W$.	629A531H24
R52 (125 V.D.C.)	2.2K	763 A127H11	R32-R33	1K Ohm-½W.	629A531H32
R56	700 Ohms 2W	763A127H28	R34	6.2K Ohm-½W.	629A531H51
R52 (48 V.D.C.)	21 Ohms 3W	763A127H33	R35 R38	20K Ohm-½W. 8.2K Ohm-½W.	629A531H 6 3
			R65	5.6K Ohm-½W.	629A531H54 629A531H50
Large Printed Circuit			R43	2K Ohm-½W.	629A531H30
(SDG) (Fi	g.) 28)	411C213H01	R48	3.3K Ohm-½W.	629A531H39
CA	APACITORS		R49	2K Ohm-1/2W.	836A503H33
C5-C7	2 MFD.	184A662H07	R27	30K Ohm-1/2W.	629A531H67
€6	.25 MFD.	187A624H02	R42	47K Ohm-1 W.	629A371H17
C8-C10-C19-C20	.02 MFD.	187A624H09	R44	1K Ohm	629 A531H32
C12	2.2 MFD.	187A508H19	R55	2K Ohm	629A531H39
C9	.10 MFD.	187A624H01	R53-R54	2K Ohm-1/2W.	836A503H33
C11	.56 MFD.	764A278H08	R57	$2K \cdot Ohm - 1$; W.	187A643H34
	DIODES			TRANSISTORS	
D40 to D49-D51-D52	1N4385	184A855H14		- IVAISIONS	
D57-D59-D60-D61			Q2-Q5-Q6	2N1132	184A638H20
D64 to D66-D87			Q3-Q4	2N336	184A638H06
D50	M4L2053	629А370Н04	Q1-Q8	2N697	184A638H18
D29-D30-D32 D33-D35-D36	1N3283	837A692H02	Q7	2N3417	848A851H02
D72	CER69	188A342H06		SWITCHES	
D26-D27	B2N9	837A692H04	Od3-Od3	2N000	105 45 45 77 6
D53	1N3283	837A692H02	QS2-QS3	2N886	185A517H03
TU	NEL DIODES			TRANSFORMER	
TD3, TD58	1N3713	836A602H01			
TD4-TD5	1N2928	836A602H02	T1	-	629A453H02

ELECTRICAL PARTS LIST

		ELECTRICAL	I AK 13 LIST		
Circuit Symbol	Description	Westinghouse Style Number	Circuit Symbol	Description	Westinghouse Style Number
Printed Circuit Boa	rd (SDG) (Fig. 28) (C	Cont.)	Printed Circuit Boar	rd(SDG-1)(Fig. 29) ((SDG-2)	Cont.)
TRANS	SISTOR RADIATO			(SDG-2) (SDG-3) (SDG-4)	
		188 A00 2H01		•	
Printed Circuit Boa	rd (SDG-1)(Fig. 29)	411C822G01		RESISTORS	
	(SDG-2)	411C830G01	R33-R34	68K Ohm-½W.	629 A531H76
	(SDG-3)	411C831G01	R35-R36	39K Ohm-½W.	629A531H70
	(SDG-4)	411C832G01	R39	6.2K Ohm-½W.	629A531H51
	CARACITORS		R21	30K Ohm-½W.	629 A53 1H67
-	CAPACITORS		R40	20K Ohm-½W.	629A531H63
C5	2 MFD.	184 A662H07	R41	1.5K Ohm-½W.	836A503H30
C6	.10 MFD.	187A624H01	R42-R68	470K Ohm-½W.	629A531H24
C7-C9-C19-C20	.02 MFD.	187A624H09	R43	8.2K Ohm-½W.	629A531H54 836A503H33
C8	.10 MFD.	187A624H01	R44	2K Ohm-½W. 47 Ohm-1W.	629A371H17
C10	.56 MFD.	764A278H08	R46		629A531H39
C11	2.2 MFD.	187A508H19	R47	2K Ohm-½W. 3.3K Ohm-½W.	629A531H39
	DIODES		R49 R50	3.3 K Ohm-½W. 1K Ohm-½W.	629A531H44
Dac Da7	B2N9	837 A69 2H04	l .	5.6K Ohm-½W.	629A531H50
D26-D27		184 A855H14	R54-R66 R55	2K Ohm-½W.	629A531H39
D40-D43 to D53- D56-D58-D59-D64 to D66-D87 to D90	1N4385	FINGCOAFOL	R58-R59	2K Ohm-½W.	836A503H33
	CER69	188 A342H06		TRANSISTORS_	
D72		837A692H02	Q1-Q5-Q7-Q13	2N697	184A638H18
D29-D30-D32 D33-D35-D36	1N3283	03 (AUS 2HU 2	Q2-Q6-Q10-Q11	2N1132	184A638H20
	1 N 2 20 2	837 A69 2H02	Q8-Q9	2N336	184A638H06
D39-D5	1N3283	00170841104	Q3	2N3391	848A851H01
<u> </u>	UNNEL DIODES		Q12	2N3417	848A851H02
TD1-TD3	1N2928	836A602H02		SWITCHES	
TD2-TD4 (D57)	1N3713	836A602H01	001	2N1881	184 A640 H08
			QS1 QS2-QS3	2N886	185 A5 17 H 03
<u> </u>	ZENER DIODES		1		
Z3	1N9578	186A797H06	TRA	NSISTOR RADIATÓ	<u>R_</u>
Z4	1N3686B	185 A212H06 837 A693H01			188A002H01
Z5	1N759A 1N3805A	185A089H05		140.0 45.0 - 4	
Z6	OTENTIOMETERS	100110001100	Printed Circuit Bo $(2 \phi - Ground)$	ard SDG-SDG-1-2	670B739
R48	2.5K	629A430H03		TRANSISTORS	
	RESISTORS		Q17	2N697	184 A638H18
75.5	2K Ohm-1W.	187A643H34	Q18	2N037 2N1132	184 A638H20
R57	2K Ohm-1w.	629A531H08			
R17	56 Ohm-½W.	629A531H02		DIODES	
R18	4.7K Ohm-½W.	629A531H62 629A531H48	D73 to D80		
R30-R65	4.7K Ohm-½W. 22K Ohm-½W.	629A531H46	D82-D84 to D86	1N4385	184 A855H14
R22-R26	27K Ohm-½W.	629A531H66		DECLETOR	
R23	4.7K Ohm-½W.	629A531H00		RESISTOR	
R24	4.7K Ohm-½W.	629A531H46	R13 to R15	15K-5W.	763A129H09
R19	1.5K Ohm-½W. 1K Ohm-½W.	629A531H30	R20(SDG-1 or -2)	4.7K-½W.	629A531H48
R28-R37-R38			R40 (SDG)	4.7K-½W.	629A531H48
R31-R32-R51	$2.7 \text{K Ohm} - \frac{1}{2} \text{W}$.	629A531H42	N40 (BDG)	T. 11X /ZW.	020110011170

INDEX TO FIGURES

FIG. NO.		PAGE NO
1	Type SDG-1 Relay without Case (Front View)	25
2	Type SDG-1 Relay without Case (Rear View)	26
3	Type SDG-1 Relay without Case (Side View)	27
4	Internal Schematic of the Type SDG Relay in FT-42 Case	28
5	Detailed Internal Schematic of SDG Relay	29-30
6	Internal Schematic of the Type SDG-1 Relay in FT-42 Case	31
7	Internal Schematic of the Type SDG-2 Relay in FT-42 Case	31
8	Internal Schematic of the Type SDG-3 Relay in FT-42 Case	32
9	Internal Schematic of the Type SDG-4 Relay in FT-42 Case	32
10	Detailed Internal Schematic of the SDG-1, 2, 3 and 4 Relays	33-34
11	Compensator Construction	35
12	Definition of Terms	35
13	Fault Resistance	35
14	Relay Voltages for A-to-Ground Faults at Selected Points	36
15	Magnitude Comparator Circuit	36
16	Triggering Circuit	37
17	Zero Sequence Current Detector Circuit	37
18	Frequency Verifier Circuit	38
19	Output Circuit of the SDG Relay	38
20	Push Button "In Service Check" in the SDG Relay	38
21	Typical Operating Time Curves of the Type SDG-Line Relay	39
22	External Connections for the SDG Relay	40
23	Test Connections for the SDG Line Relays	41
24	Impedance Circles for the SDG Line Relays	42
25	Impedance Curve for the SDG Line Relays	43
26	Printed Circuit Board Assembly for SDG, SDG-1, 2, 3 and 4 Relays	43
27	Printed Circuit Board Assembly for SDG, SDG-1, 2, 3 and 4 Relays	43
28	Printed Circuit Board Assembly for SDG Relay	44
29	Printed Circuit Board Assembly for SDG-1 Relay	44
29-A	Printed Circuit Board Assembly for SDG, SDG-1, SDG-2 Relay	44
30	Outline and Drilling Plan for the Type SDG Line Relays in an FT-42 Case	45
31	Outline and Drilling Plan for the Type IK Transformer	48
32	Type IK Transformer	49
33	Zero-Sequence Currents for Zone 1 Balance-Point Fault with Mutual Coupling	50
34	Zero-Sequence Currents for Adjacent-Line Faults with Mutual Coupling	51
25	Type CCC Below Operation	5.0




Fig. 1. Type SDG-1 Relay Without Case (Front View)




Fig. 2. Type SDG-1 Relay Without Case (Rear View)




Fig. 3. Type SDG-1 Relay Without Case (Side View)




Fig. 4. Internal Schematic of the Type SDG Relay in FT-42 Case






Fig. 5. Detailed Internal




CHASSIS OPERATED SHORTING SWITCH CURRENT TEST JACK RED HANDLE T_C COMPENSATOR TC COMPENSATO RIZ TO COMPENSATOR SECONDARY TC COMPENSATOR TA COMPENSATOR 3 • 670B240

Fig. 8. Internal Schematic of the Type SDG-3 Relay in FT-42 Case

Fig. 9. Internal Schematic of the Type SDG-4 Relay in FT-42
Case



Schematic of SDG Relay






Fig. 6. Internal Schematic of the Type SDG-1 Relay in FT-42
Case

Fig. 7. Internal Schematic of the Type SDG-2 Relay in FT-42
Case




Fig. 10 Detailed Internal Schematic




Fig. 14. Relay Voltages for A-to-Ground Faults at Selected Points





Fig. 15. Magnitude Comparator Circuit



of the SDG-1, 2, 3, & 4 Relays




Fig. 11. Compensator Construction




Fig. 12. Definition of Terms




Fig. 13. Fault Resistance




Fig. 16. Triggering Circuit




Fig. 17. Zero Sequence Current Detector Circuit




Fig. 18. Frequency Verifier Circuit




Fig. 19. Output Circuit of the SDG Relay




Fig. 20. Push Button "In Service Check" in the SDG Relay




Fig. 21. Typical Operating Time Curves of the Type SDG-Line Relay






Fig. 22. External Connections for the SDG Relay








Fig. 24. Impedance Circles for the SDG Line Relays




Fig. 25. Impedance Curve for the SDG Line Relays




Fig. 26. Printed Circuit Board Assembly for SDG, SDG-1, 2, 3, & 4 Relays




Fig. 27. Printed Circuit Board Assembly for SDG, SDG-1, 2, 3, & 4 Relays




Fig. 28. Printed Circuit Board Assembly for SDG Relay




Fig. 29. Printed Circuit Board Assembly for SDG-1 Relay




Fig. 29A. Printed Circuit Board Assembly for SDG1, 2, 3 and 4 Relays.




Fig. 30. Outline and Drilling Plan for the Type SDG Line Relays in the FT-42 Case

APPENDIX I

MUTUAL IMPEDANCE EFFECT

Where mutual compensation is desired, a type IK auxiliary current transformer (Fig. 32) maybe used with a step down current ratio of $\left| \frac{Z_{OM}}{Z_{OL}} \right| = C^1 Z_{OM}$ is the zero sequence mutual impedance and Z_{OL} is the zero sequence self impedance of the line. Zone 1 maybe set to cover 85% of the line.

The "parallel line" leads on the IK-transformer are set for factor C^1 , as defined above. These leads are set so that the difference between the taps is nearest to the desired C^1 value.

The external terminals of the IK-transformer numbered 3 and 4 are connected across the SDG-relay terminals 19 and 18 as shown in the external schematic figure 22. The external terminals 5 and 6 are connected in series with the residual CT circuit of the parallel line.

The IK transformer is set as outlined below. Before the proper tap settings are made, the cover of the transformer should be completely open. Complete opening of the cover assures continuity in the residual current transformer circuits and isolates the IK transformer windings from the residual circuits.

The taps are set so that difference between the two taps is equal to the desired setting of C^1 . For instance, C^1 setting equal to 8, is set as follows:

Connect leads coming out of opening marked "parallel line" Fig. 32 to the terminals marked "C1". Black lead (which is of the same polarity as the plus marked external terminal) is connected to terminal marked "2" and the white lead to the terminal marked "1.0". The difference between the two taps 1.0 - .2 = .8, is the desired "C1" setting. Physically, this is done as follows:

Remove the top nut from the desired terminal, place the lug of the proper lead on the terminal and replace the locking nut. Make sure that nut holds the lug snugly against the terminal to avoid the possibility of developing a loose or high resistance connection.

The leads coming out of opening marked "protective relay" and "protected line" are connected

to the terminals "0" and "1.0" in the row marked "C" observing the same polarity marking as above. This connection is the same for all " C^{1} " values less or equal to 1.

After the setting is completed the cover should be closed to restore the connection between the transformer winding and the external terminals.

General Considerations

In considering mutual zero-sequence impedance effects it is well to consider that the mutual impedance works to reduce fault-current level when the currents flow in the same direction in the coupled lines. The converse is true when the currents flow in opposite directions. For example, in Fig. 33(a), the currents are flowing in the same direction from the left, causing the relay at A to underreach. If, however, $\left| {{{
m{Z}}_{OS}}} \right|$ > $\left| {\left| {{{
m{Z}}_{OU}}} \right|}$ then for a balance point fault (e.g. 85% from A to B), the current $I_{\mbox{OM}}$ reverses as in Fig. 33(b). Here the fault current K_0I_0 is larger than for a similar situation except with Z_{OM} = 0; so a relay set for 85% of the line actually reaches farther due to mutual effects assuming no mutual compensation. Of course, as the fault moves closer to B, a point is reached where IOM reverses, so that relay A will never overreach to see a bus fault at B.

If mutual compensation is used in Fig. 33(b) for relay A, it will have the undesirable effect of reducing the operating current and hence the reach. We see then, that mutual compensation eliminates the undesirable effect of mutual impedance if, and only if, both K_0I_0 and I_{OM} are flowing from the local bus into the lines.

For the usual case of Fig. 33(a) mutual compensation may be used to maintain zone 1 reach at 85% of the line regardless of whether the adjacent line is in or not. Without compensation, if the relay is set for 85% of the zero-sequence self-impedance, it will cover at least 70% (but less than 85% except for the Fig. 33(b) case) of the line with the adjacent line closed. Two things work to minimize the underreach: first, as the fault moves closer to bkr. A, IOM decreases and K_{010} increases; secondly, as the fault moves within the balance point, the restraint voltages are overcompensated, reducing the restraint. The amount of underreach varies with system impedances, but one can expect to cover at least 70% of the line, with an 85% nominal setting.

Mutual compensation of zone 2 is of more value: 1) Since I_{OM} is flowing in the same direction as K_0I_0 for the entire length for end-zone faults, and 2) we need to make sure of 100% protected line coverage.

We have already seen in Fig. 33(b) that mutual compensation is not always efficacious, we must also consider the adjacent-line faults of Fig. 34. In Fig. 34(a) we can be greatly overcompensated so that relay A operates due to the compensation current $I_{OM}(\frac{Z_{OM}}{Z_{OL}})$. The SCC relay will minimize the possibility of SDG-line overreach for the case in Fig. 34(b).

In Fig. 34(c) bkr. C is open so that the same conditions exist for relay A whether or not mutual compensation is used. In this case, adjacent line current flows in the opposite direction to that of K_0I_0 for the entire length. The zone-1-relay phase compensation at bkr. A is less than half of the proper amount to reach the fault, but the ground compensation may be in excess of the apparent zero-sequence impedance to the fault. The worst case occurs when there is no current source at U. Fortunately, zone 1 at A cannot overreach; however, zone 2 at A can see this fault if source U is weak. Fortunately zone 1 at D will also see the fault so bkr. A zone 2 need not be delayed to coordinate with bkr. D-zone 2.

Note in both Fig. 34(b) and (c) that the system condition which can cause trouble with relays A and C is a poor source at U. This is also the condition yielding the greatest zone 1 underreach for protected line faults.

As mentioned earlier we can get at least 70%

zone 1 coverage without mutual compensation. The advantages of tolerating a reduced reach with the parallel line in service (vs. 85% coverage with mutual compensation) are:

- 1. Type SCC current comparer not required.
- No overreach tendencies for adjacent line faults-(Fig. 34(b))
- 3. Simplified current circuit (where we have zone 1 only).

Zone 2 should definitely be mutually compensated unless the mutual impedance effects are negligible. The SCC current comparer need not be applied for zone 2 supervision even though the zone 2 relay at A will operate for close-in faults (Fig. 34(a) since bkr. C is opened at high speed. In rare cases, after bkr. C opens (Fig. 34(c), zone 2 at A will remain operated (poor source at U), requiring time coordination with zone 2 at D.

Type SCC Current Comparer

The SCC relay prevents the SDG relay types from tripping for close-in adjacent line faults, where the mutual compensating current may reach many times the protected line current, as in Fig. 35(a). It is a static magnitude-comparison circuit. It operates on protected line current K_0I_0 and restrains on 0.4 $\left| \left. K_0I_0 - dI_{OM} \right. \right| = 0.4 \left| \left. K_0I_0 - \frac{Z_{OM}}{Z_{OL}} I_{OM} \right. \right|$. That

is, it restrains on the difference between the protected line current and the mutual compensation current.

Fig. 35 illustrates the SCC relay operation for various conditions. It is in balance in Fig. 35(b). In Figs. 35(c), (d) and (e) it operates to permit distance relay trip.





Fig. 31. Outline and Drilling Plan for the Type IK Transformer








Fig. 33. Zero-Sequence Currents for Zone 1 Balance-Point Fault With Mutual Coupling




Fig. 34. Zero-Sequence Currents for Adjacent-Line Faults With Mutual Coupling




Fig. 35. Type SCC Relay Operation